 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CXD3027R CD Digital Signal Processor with Built-in Digital Servo + Shock-Proof Memory Controller + Digital High & Bass Boost Description The CXD3027R is a digital signal processor LSI for CD players. This LSI incorporates a digital servo, high & bass boost, shock-proof memory controller, 1-bit DAC and analog low-pass filter. Features * All digital signal processing during playback is performed with a single chip * Highly integrated mounting possible due to a built-in RAM Digital Signal Processor (DSP) Block * Supports CAV (Constant Angular Velocity) playback * Frame jitter free * 0.5x to 4x speed continuous playback possible * Allows relative rotational velocity readout * Wide capture range playback mode * Spindle rotational velocity following method * Supports 1x to 4x speed playback * Supports variable pitch playback * The bit clock, which strobes the EFM signal, is generated by the digital PLL. * EFM data demodulation * Enhanced EFM frame sync signal protection * Refined super strategy-based powerful error correction C1: double correction, C2: quadruple correction Supported during 4x speed playback * Noise reduction during track jumps * Auto zero-cross mute * Subcode demodulation and subcode-Q data error detection * Digital spindle servo * 16-bit traverse counter * Asymmetry correction circuit * CPU interface on serial bus * Error correction monitor signal, etc. output from a new CPU interface * Servo auto sequencer * Fine search performs track jumps with high accuracy * Digital audio interface outputs * Digital level meter, peak meter * Bilingual compatible * VCO control mode * CD TEXT data demodulation * Digital Out can be generated from the audio serial input. (also supported after shock-proof and digital bass boost processing, subcode-Q addition function) Digital Servo (DSSP) Block * Microcomputer software-based flexible servo control * Offset cancel function for servo error signal * Auto gain control function for servo loop * E:F balance, focus bias adjustment functions * Surf jump function supporting micro two-axis * Tracking filter: 6 stages Focus filter: 5 stages Shock-Proof Memory Controller Block * Supports an external 4M-bit/16M-bit DRAM * Time axis-based data linking * ADPCM compression method (uncompressed/4 bits/ 6 bits/8 bits) 120 pin LQFP (Plastic) Digital Filter, DAC and Analog Low-pass Filter Blocks * Digital dynamic bass boost and high boost Bass Boost: 4th-order IIR 24dB/Oct +10dB/+14dB/+18dB/+22dB High Boost: Second-order IIR 12dB/Oct +4dB/+6dB/+8dB/+10dB * Independent turnover frequency selection possible Bass Boost: 125Hz/160Hz/200Hz High Boost: 5kHz/7kHz * Digital dynamics (compressor) Volume increased by +5dB at low level * 8x oversampling digital filter (attenuation: 61dB, ripple within band: 0.0075dB) * Digital signal output possible after boost * Serial data format selectable from (output) 20 bits/ 18 bits/16 bits (rearward truncation, MSB first) * Digital attenuation: - , -60 to +6dB, 2048 steps (linear) * Soft mute * Digital de-emphasis * High-cut filter Applications CD players Structure Silicon gate CMOS IC Absolute Maximum Ratings * Supply voltage VDD, AVDD -0.3 to +4.6 V * Input voltage VI -0.3 to +4.6 V (VSS - 0.3V to VDD + 0.3V) * Output voltage VO -0.3 to +4.6 V * Storage temperature Tstg -40 to +125 C * Supply voltage difference AVSS - VSS -0.3 to +0.3 V AVDD - VDD -0.3 to +0.3V (AVDD < 2.2V) AVDD - VDD -0.3 to +1.4V (AVDD = 2.2 to 3.6V) Recommended Operating Conditions * Supply voltage VDD , AVDD0, 3 2.2 to 3.6 AVDD1, 2, DVDD VDD to 3.6 * Operating temperature Topr -20 to +75 I/O Pin Capacitance * Input capacitance CI * Output capacitance CO Note) Measurement conditions 12 (max.) 12 (max.) VDD = VI = 0V fM = 1MHz V V C pF pF Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits. -1- E99431B04-PS CXD3027R Block Diagram XUGF EMPH VPCO WFCK WDCK XTAO XTSL GFS C2PO VCTL XTAI TES1 TEST XRST Clock Generator RFAC ASYI ASYO BIAS XPCK FILO FILI PCO CLTV MDP LOCK PWMI XSOE SENS DATA XLAT CLOK SCOR SBSO EXCK SCSY SQSO SQCK Signal Processor Block CPU Interface Servo Auto Sequencer DAC SYSM LRMU LRCKI BCKI PCMDI Memory Controller, Bass Boost Block AOUT1 LPF AIN1 LOUT1 AOUT2 LPF AIN2 LOUT2 Servo Block SERVO Interface Digital CLV Digital PLL Sub Code Processor Shock-Proof Memory Controller + Compression/ Expansion 32K RAM Asymmetry Corrector EFM demodulator Error Corrector D/A Interface Selecter LRCK BCK PCMD Digital OUT DOUT A0 to A11 D0 to D4 XEMP XWIH XQOK XRAS XWE XCAS XOE XWRE XRDE SCLK COUT SSTP ATSK MIRR DFCT FOK PWM GENERATOR FOCUS PWM GENERATOR TRACKING PWM GENERATOR SLED PWM GENERATOR FFDR FRDR TFDR TRDR SFDR SRDR RFDC CE TE SE FE VC IGEN OPAmp Analog SW A/D Converter MIRR DFCT FOK SERVO DSP FOCUS SERVO TRACKING SERVO SLED SERVO -2- CXD3027R Pin Configuration PCMDI WDCK PCMD LRCKI WFCK AVDD3 AVSS3 ASYO DOUT XUGF VDD2 ASYI FILO BCK VPCO XPCK C2PO RFAC LRCK CLTV BIAS FILI VCTL VSS2 XTSL GFS PCO VC SE 60 59 58 57 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 BCKI 91 XVDD 92 FE TE CE RFDC AVSS0 XTAI 93 XTAO 94 XVSS AVDD1 LOUT1 AIN1 95 96 97 98 56 IGEN 55 AVDD0 54 TES1 53 TEST 52 VSS1 51 FRDR 50 FFDR AOUT1 99 AVSS1 100 AVSS2 101 AOUT2 102 AIN2 103 LOUT2 104 AVDD2 105 A3 106 A2 107 A1 108 A0 109 DVDD 110 A10 111 A11 112 XRAS 113 XWE 114 D1 115 D0 116 D3 117 D2 118 XCAS 119 XOE 120 49 TRDR 48 47 46 45 44 TFDR SRDR SFDR SSTP MDS 43 MDP 42 C176 41 VDD1 40 TEST3 39 TEST2 38 TEST1 37 LOCK 36 PWMI 35 FOK 34 DFCT 33 MIRR 32 COUT 31 VDD0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 SCLK SCOR XRDE XEMP LRMU XQOK SQSO SQCK SBSO XSOE A6 XRST A7 XWIH EXCK SCSY CLOK SENS A8 DVSS A9 A5 A4 XLAT XWRE -3- SYSM DATA ATSK VSS0 R4M CXD3027R Pin Description Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Symbol A9 A8 A7 DVSS A6 A5 A4 XWRE XRDE XEMP XWIH XQOK LRMU SQSO SQCK SCSY SCOR VSS0 SBSO EXCK XRST SYSM DATA XLAT CLOK SENS SCLK XSOE ATSK R4M VDD0 O O O -- O O O I I O O I O O I I O -- O I I I I I I O I I I/O O -- -- 1, 0 1, 0 1, 0 -- 1, 0 1, 0 1, 0 1, 0 1, 0 I/O 1, 0 1, 0 1, 0 -- 1, 0 1, 0 1, 0 Description 4M-bit/16M-bit DRAM address bus 9. 4M-bit/16M-bit DRAM address bus 8. 4M-bit/16M-bit DRAM address bus 7. DRAM interface GND 4M-bit/16M-bit DRAM address bus 6. 4M-bit/16M-bit DRAM address bus 5. 4M-bit/16M-bit DRAM address bus 4. DRAM write enable signal. DRAM readout enable signal. DRAM readout prohibited signal. DRAM write prohibited signal. Subcode-Q OK input. Lch, Rch "0" detection flag (AND output) Subcode-Q 80-bit, PCM peak and level data output. CD TEXT data output, DRAM data output. SQSO readout clock input. GRSCOR resynchronization input. High during track jump. Outputs a high signal when either subcode sync S0 or S1 is detected. Digital GND. Subcode P to W serial output. SBSO readout clock input. System reset. Reset when low. Mute input. Muted when high. Serial data input from CPU. Latch input from CPU. Serial data is latched at the falling edge. Serial data transfer clock input from CPU. SQSO or SENS readout clock is input by switching with the command. SENS output to CPU. SQSO data is output by switching with the command. SENS serial data readout clock input. CPU serial data output enable signal. Anti-shock I/O. Microcomputer clock output. C4M is output by switching with the command. Digital power supply. -4- CXD3027R Pin No. 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 Symbol COUT MIRR DFCT FOK PWMI LOCK TEST1 TEST2 TEST3 VDD1 C176 MDP MDS SSTP SFDR SRDR TFDR TRDR FFDR FRDR VSS1 TEST TES1 AVDD0 IGEN AVSS0 RFDC CE TE SE FE VC VPCO VCTL I/O I/O I/O I/O I I/O O O O -- O O O I O O O O O O -- I I -- I -- I I I I I I O I I/O 1, 0 1, 0 1, 0 1, 0 Track count signal I/O. Mirror signal I/O. Defect signal I/O. Focus OK signal I/O. Description Spindle motor external control input. 1, 0 GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. Or input when LKIN = 1. Test pin. Test pin. Test pin. -- Digital power supply. 176.4kHz output. 1, Z, 0 Spindle motor servo control output. Spindle motor servo control output. Disc innermost track detection signal input. 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 -- Sled drive output. Sled drive output. Tracking drive output. Tracking drive output. Focus drive output. Focus drive output. Digital GND. Test pin. Normally, GND. Test pin. Normally, GND. -- Analog power supply. Operational amplifier constant current input. -- Analog GND. RF signal input. Center servo analog input or E input. Tracking error signal input or F input. Sled error signal input or B input. Focus error signal input or A output. Center voltage input. 1, Z, 0 Wide-band EFM PLL charge pump output. Wide-band EFM PLL VCO2 control voltage input. -5- CXD3027R Pin No. 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 Symbol FILO FILI PCO CLTV AVSS3 RFAC BIAS ASYI ASYO AVDD3 XTSL VSS2 WDCK XUGF XPCK GFS C2PO WFCK VDD2 DOUT LRCK LRCKI PCMD PDMDI BCK BCKI XVDD XTAI XTAO O I O I -- I I I O -- I -- O O O O O O -- O O I O I O I -- I O I/O Analog Description Master PLL filter output (slave = digital PLL). Master PLL filter input. 1, Z, 0 Master PLL charge pump output. Multiplier VCO1 control voltage input. -- Analog GND. EFM signal input. Asymmetry circuit constant current input. Asymmetry comparator voltage input. 1, 0 -- EFM full-swing output (low = VSS, high = VDD). Analog power supply. Crystal selection input. Low when the crystal is 16.9344MHz; high when the crystal is 33.8688MHz. -- 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 -- 1, 0 1, 0 Digital GND. Word clock output f = 2Fs. GRSCOR is output by switching with the command. XUGF output. MNT0, RFCK or SOUT is output by switching with the command. XPCK output. MNT1 or SOCK is output by switching with the command. GFS output. MNT2, XROF or XOLT is output by switching with the command. C2PO output. MNT3 or GTOP is output by switching with the command. WFCK output. Digital power supply. Digital Out output. D/A interface. LR clock output f = Fs. D/A interface. LR clock input. 1, 0 D/A interface. Serial data output. (two's complement, MSB first) D/A interface. Serial data input. (two's complement, MSB first) 1, 0 D/A interface. Bit clock output. D/A interface. Bit clock input. -- Master clock power supply. Crystal oscillation circuit input. The master clock is externally input from this pin. Crystal oscillation circuit output. -6- CXD3027R Pin No. 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 Symbol XVSS AVDD1 LOUT1 AIN1 AOUT1 AVSS1 AVSS2 AOUT2 AIN2 LOUT2 AVDD2 A3 A2 A1 A0 DVDD A10 A11 XRAS XWE D1 D0 D3 D2 XCAS XOE -- -- O I O -- -- O I O -- O O O O -- O O O O I/O I/O I/O I/O O O I/O -- -- Master clock GND. Analog power supply. Lch LINE output. Lch operational amplifier input. Lch analog output. -- -- Analog GND. Analog GND. Rch analog output. Rch operational amplifier input. Rch LINE output. -- 1, 0 1, 0 1, 0 1, 0 -- 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 1, 0 Analog power supply. Description 4M-bit/16M-bit DRAM address bus 3. 4M-bit/16M-bit DRAM address bus 2. 4M-bit/16M-bit DRAM address bus 1. 4M-bit/16M-bit DRAM address bus 0. DRAM interface power supply. 16M DRAM address bus 10. 16M DRAM address bus 11. DRAM row address strobe signal. DRAM data input enable signal. DRAM data bus 1. DRAM data bus 0. DRAM data bus 3. DRAM data bus 2. DRAM column address strobe signal. DRAM data output enable signal. Notes) * PCMD is a MSB first, two's complement output. * GTOP is used to monitor the frame sync protection status. (High: sync protection window released.) * XUGF is the frame sync obtained from the EFM signal, and is negative pulse. It is the signal before sync protection. * XPCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point coincide. * The GFS signal goes high when the frame sync and the insertion protection timing match. * RFCK is derived from the crystal accuracy, and has a cycle of 136s. * C2PO represents the data error status. * XROF is generated when the 32K RAM exceeds the 28F jitter margin. * C4M is a 4.2336MHz output that changes in CAV-W mode and variable pitch mode. * FSTO is the 2/3 frequency-division output of the XTAI pin. * SOUT is the serial data output inside the servo block. * SOCK is the serial data readout clock output inside the servo block. * XOLT is the serial data latch output inside the servo block. -7- CXD3027R Monitor Pin Output Combinations Command bit SRO1 0 0 0 0 1 MTSL1 0 0 1 1 0 MTSL0 0 1 0 1 0 XUGF MNT0 RFCK C4M SOUT Output data XPCK MNT1 XPCK FSTO SOCK GFS MNT2 XROF GFS XOLT C2PO MNT3 GTOP C2PO C2PO -8- CXD3027R Electrical Characteristics 1. DC Characteristics Item Input voltage (1) Input voltage (2) Input voltage (3) Output voltage (1) Output voltage (2) High level input voltage Low level input voltage High level input voltage Low level input voltage Input voltage VIH (1) VIL (1) VIH (2) VIL (2) Schmitt input 0.2VDD Vss VDD - 0.4 0 VDD VDD 0.4 VDD 0.4 10 40 5 0.8VDD (VDD = AVDD = 3.3 0.3V, VSS = AVSS = 0V, Topr = -20 to +75C) Conditions Min. 0.7VDD 0.2VDD Typ. Max. Unit V V V V V V V V V A 6, 7 2, 4, 8, 9, 11, 12 10 3, 4, 5, 6 Applicable pins 1, 2, 3, 4, 12 5 VIN (3) Analog input High level output voltage VOH (1) IOH = -4mA Low level output voltage VOL (1) IOL = 4mA High level output voltage VOH (2) IOH = -0.28mA VDD - 0.5 Low level output voltage VOL(2) IOL = 0.36mA ILI (1) ILI (2) ILO VIN = 0 to VDD VIN = 0.25VDD to 0.75VDD VO = 0 to 3.6V 0 -10 -40 -5 Input leak current (1) Input leak current (2) Tri-state output leak current A 7 A 9 Applicable pins 1 TEST, TES1 2 COUT, MIRR, DFCT, FOK, LOCK 3 XQOK, SCSY, SYSM, DATA, PCMDI, XWRE, XSOE, XRDE, XTSL, SSTP 4 ATSK, PWMI, SSTP 5 SQCK, EXCK, XRST, CLOK, SCLK, BCKI, LRCKI, XLAT 6 VCTL, FILI, CLTV, ASYI, IGEN, BIAS 7 CE, TE, SE, FE, VC 8 XEMP, XWIH, SQSO, SBSO, WFCK, XUGF, XPCK, GFS, C2PO, SCOR, WDCK, SFDR, SRDR, TFDR, TRDR, FFDR, FRDR, ASYO, DOUT, LRCK, PCMD, BCK, R4M, C176 9 SENS, MDP, VPCO, PCO, MDS 10 FILO 11 A0, A11, XRAS, XWE, XCAS, XOE 12 D0 to D3 -9- CXD3027R 2. AC Characteristics (1) XTAI pin (a) When using self-excited oscillation (Topr = -20 to +75C, VDD = AVDD = 3.3 0.3V) Item Oscillation frequency Symbol fMAX Min. 7 Typ. Max. 34 Unit MHz (b) When inputting pulses to XTAI pin (Topr = -20 to +75C, VDD = AVDD = 3.3 0.3V) Item High level pulse width Low level pulse width Pulse cycle Input high level Input low level Rise time, fall time Symbol Min. 13 13 26 0.7VDD 0.2VDD 10 Typ. Max. 500 500 1000 Unit ns ns ns V V ns tWHX tWLX tCX VIHX VILX tR, tF tCX tWHX tWLX VIHX VIHX x 0.9 XTAI VDD/2 VIHX x 0.1 VILX tR tF (c) When inputting sine waves to XTAI pin via a capacitor (Topr = -20 to +75C, VDD = AVDD = 3.3 0.3V) Item Input amplitude Symbol VI Min. 0.5VDD Typ. Max. Unit VDD + 0.3 Vp-p - 10 - CXD3027R (2) CLOK, DATA, XLAT, SQCK and EXCK pins (VDD = AVDD = 3.3 0.3V, VSS = AVSS = 0V, Topr = -20 to +75C) Item Clock frequency Clock pulse width Setup time Hold time Delay time Latch pulse width EXCK SQCK frequency EXCK SQCK pulse width COUT frequency (during input) COUT pulse width (during input) Symbol fCK Min. Typ. Max. 0.65 750 300 300 300 750 0.65 750 65 7.5 Unit MHz ns ns ns ns ns MHz ns kHz s tWCK tSU tH tD tWL fT tWT fT tWT Only when $44 and $45 are executed. 1/fCK tWCK tWCK CLOK DATA XLAT EXCK SQCK COUT tSU tH tD tWL tWT 1/fT SBSO SQSO tSU tH tWT - 11 - CXD3027R (3) SCLK pin XLAT tDLS tSPW SCLK 1/fSCLK Serial Read Out Data (SENS) ... MSB ... LSB Item SCLK frequency SCLK pulse width Delay time Symbol fSCLK Min. Typ. Max. 16 Unit MHz ns s tSPW tDLS 31.3 15 (4) COUT, MIRR and DFCT pins Operating frequency (VDD = AVDD = 3.3 0.3V, VSS = AVSS = 0V, Topr = -20 to +75C) Signal COUT maximum operating frequency MIRR maximum operating frequency DFCT maximum operating frequency Symbol fCOUT fMIRR fDFCTH Min. 40 40 5 Typ. Max. Unit kHz kHz kHz Conditions 1 2 3 1 When using a high-speed traverse TZC. 2 B A When the RF signal continuously satisfies the following conditions during the above traverse. * A = 0.11VDD to 0.23VDD * B 25% A+B 3 During complete RF signal omission. When settings related to DFCT signal generation are Typ. - 12 - CXD3027R 1-bit DAC and LPF Block Analog Characteristics Item Total harmonic distortion Signal-to-noise ratio Symbol THD Conditions 1kHz, 0dB data 1kHz, 0dB data, AMUT ON (Using A-weighting filter) (VDD = AVDD = 3.3V, VSS = AVSS = 0V, Ta = 25C) Crystal 384Fs 768Fs 384Fs 768Fs 96 96 Min. Typ. 0.0120 0.0120 100 100 Max. 0.0140 0.0140 dB Unit % S/N Fs = 44.1kHz in all cases. The total harmonic distortion and signal-to-noise ratio measurement circuits are shown below. 27k AOUT1 (2) 330pF 27k AIN1 (2) 68pF LOUT1 (2) 22F 100k Audio Analyzer 27k SHIBASOKU (AM51A) LPF external circuit diagram 768Fs/384Fs Rch DATA TEST DISC RF CXD3027R Lch A Audio Analyzer B Block diagram of analog characteristics measurement (VDD = AVDD = 3.3V, VSS = AVSS = 0V, Topr = -20 to +75C) Item Output voltage Load resistance Symbol VOUT RL 20 Min. Typ. 0.64 Max. Unit Vrms k Applicable pins 1 1 Measurement is conducted for the above circuit diagrams with the sine wave output of 1kHz and 0dB. Applicable pins 1 LOUT1, LOUT2 - 13 - CXD3027R Contents [1] CPU Interface 1-1. CPU Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 1-2. CPU Interface Command Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 1-3. CPU Command Presets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 1-4. Description of SENS Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 1-5. Description of Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 [2] Subcode Interface 2-1. P to W Subcode Readout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 2-2. 80-bit Subcode-Q Readout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 [3] Description of Modes 3-1. CLV-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 3-2. CLV-W Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 3-3. CAV-W Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 3-4. VCO-C Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 [4] Description of Other Functions 4-1. Channel Clock Recovery by Digital PLL Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 4-2. Frame Sync Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 4-3. Error Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 4-4. DA Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 4-5. Digital Out . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106 4-6. Servo Auto Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 4-7. Digital CLV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120 4-8. CD-DSP Block Playback Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 4-9. Description of DAC Block and Shock-Proof Memory Controller Block Circuits . . . . . . . . . . . . . . 121 4-10. DAC Block Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122 4-11. Description of DAC Block Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123 4-12. LPF Block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128 4-13. Description of Shock-Proof Memory Controller Block Functions . . . . . . . . . . . . . . . . . . . . . . . . . 129 4-14. CPU to DRAM Access Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133 4-15. Asymmetry Correction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 4-16. CD TEXT Data Demodulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138 [5] Description of Servo Signal Processing System Functions and Commands 5-1. General Description of Servo Signal Processing System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140 5-2. Digital Servo Block Master Clock (MCK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141 5-3. DC Offset Cancel [AVRG Measurement and Compensation] . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 5-4. E:F Balance Adjustment Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 5-5. FCS Bias Adjustment Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 5-6. AGCNTL Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145 5-7. FCS Servo and FCS Search . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147 5-8. TRK and SLD Servo Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148 5-9. MIRR and DFCT Signal Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149 5-10. DFCT Countermeasure Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 5-11. Anti-Shock Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 5-12. Brake Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 5-13. COUT Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 5-14. Serial Readout Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152 5-15. Writing to Coefficient RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 5-16. PWM Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 5-17. Servo Status Changes Produced by LOCK Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154 5-18. Description of Commands and Data Sets . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154 5-19. List of Servo Filter Coefficients . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180 5-20. Filter Composition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182 5-21. TRACKING and FOCUS Frequency Response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188 [6] Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189 Explanation of abbreviations AVRG: Average AGCNTL: Auto gain control FCS: Focus TRK: Tracking SLD: Sled DFCT: Defect - 14 - CXD3027R [1] CPU Interface 1-1. CPU Interface Timing * CPU interface This interface uses DATA, CLOK and XLAT to set the modes. The interface timing chart is shown below. 750ns or more CLOK DATA D0 D1 D18 D19 D20 D21 D22 D23 750ns or more XLAT Registers Valid * The internal registers are initialized by a reset when XRST = 0. 1-2. CPU Interface Command Table Total bit length for each register Register 0 to 2 3 4 to 6 7 8 9 A B C D E Total bit length 8 bits 8 to 24 bits 16 bits 20 bits 32 bits 32 bits 28 bits 28 bits 28 bits 28 bits 20 bits - 15 - Command Table ($0X to 1X) Data 1 Data 2 D16 D15 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- D14 D13 D12 D11 D10 D9 D8 -- D7 D6 D5 D4 D3 D2 D1 D0 FOCUS SERVO ON (FOCUS GAIN NORMAL) FOCUS SERVO ON (FOCUS GAIN DOWN) FOCUS SERVO OFF, 0V OUT -- -- FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- FOCUS SEARCH VOLTAGE DOWN -- FOCUS SEACH VOLTAGE UP -- ANTI SHOCK ON -- ANTI SHOCK OFF -- BRAKE ON -- BRAKE OFF -- TRACKING GAIN NORMAL -- TRACKING GAIN UP -- TRACKING GAIN UP FILTER SELECT 1 -- -- -- TRACKING GAIN UP FILTER SELECT 2 -- --: don't care CXD3027R D18 0 -- D17 Data 3 Data 4 Data 5 Address Register Command D23 to D20 D19 1 1 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 1 -- -- 0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- 1 -- FOCUS CONTROL 0000 0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0 -- 0 0 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0 -- 1 0 -- -- -- -- -- 0 -- 1 1 -- 0 -- -- -- -- -- -- -- -- -- 1 1 -- 1 0 0 - 16 - 1 0 -- -- 1 TRACKING CONTROL 0001 -- -- -- -- Command Table ($2X to 3X) Data 1 Data 2 D16 D15 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Data 5 Data 4 D8 -- -- -- -- -- -- -- -- -- -- -- -- D7 D6 -- -- -- -- D5 -- -- -- -- D4 -- -- -- -- D3 -- -- -- -- D2 -- -- -- -- D1 -- -- -- -- D0 -- -- -- -- SLED KICK LEVEL (1 x basic value) (default) SLED KICK LEVEL (2 x basic value) -- SLED KICK LEVEL (3 x basic value) SLED KICK LEVEL (4 x basic value) -- --: don't care -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Data 3 D12 -- -- -- -- -- -- -- -- -- -- D11 D10 D9 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Data 2 D15 -- -- -- -- -- -- -- -- -- -- -- -- D14 D13 -- -- -- -- -- -- -- -- D14 D13 D12 -- -- -- -- 0 1 0 1 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 TRACKING SERVO OFF TRACKING SERVO ON FORWARD TRACK JUMP REVERSE TRACK JUMP SLED SERVO OFF SLED SERVO ON FORWARD SLED MOVE REVERSE SLED MOVE D18 0 -- -- -- -- 0 0 1 1 Data 1 D18 0 0 0 1 1 1 0 1 0 0 0 0 D17 D16 1 0 1 -- -- -- -- D17 Data 3 Data 4 Data 5 Address Register Command D23 to D20 D19 0 0 1 1 2 TRACKING MODE 0010 -- -- -- - 17 - -- Address Register Command D23 to D20 D19 0 0 3 SELECT 0011 0 0 CXD3027R Command Table ($340X) Address 3 D10 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 0 1 0 1 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K01) SLED LOW BOOST FILTER A-H KRAM DATA (K02) SLED LOW BOOST FILTER A-L KRAM DATA (K03) SLED LOW BOOST FILTER B-H KRAM DATA (K04) SLED LOW BOOST FILTER B-L KRAM DATA (K05) SLED OUTPUT GAIN KRAM DATA (K06) FOCUS INPUT GAIN KRAM DATA (K07) SLED AUTO GAIN KRAM DATA (K08) FOCUS HIGH CUT FILTER A KRAM DATA (K09) FOCUS HIGH CUT FILTER B KRAM DATA (K0A) FOCUS LOW BOOST FILTER A-H KRAM DATA (K0B) FOCUS LOW BOOST FILTER A-L KRAM DATA (K0C) FOCUS LOW BOOST FILTER B-H KRAM DATA (K0D) FOCUS LOW BOOST FILTER B-L KRAM DATA (K0E) FOCUS PHASE COMPENSATE FILTER A KRAM DATA (K0F) FOCUS DEFECT HOLD GAIN 1 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 KRAM DATA (K00) SLED INPUT GAIN D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Address 4 Data 1 Data 2 Address 1 Address 2 Register 0 0 0 0 0 0 0 0 0000 1 1 1 1 1 1 1 1 Command D23 to D20 D19 to D16 D15 to D12 D11 - 18 - 3 SELECT 0011 0100 CXD3027R Command Table ($341X) Address 3 D10 D3 KRAM DATA (K10) FOCUS PHASE COMPENSATE FILTER B KRAM DATA (K11) FOCUS OUTPUT GAIN KRAM DATA (K12) ANTI SHOCK INPUT GAIN KRAM DATA (K13) FOCUS AUTO GAIN KRAM DATA (K14) HPTZC / AUTO GAIN HIGH PASS FILTER A KRAM DATA (K15) HPTZC / AUTO GAIN HIGH PASS FILTER B KRAM DATA (K16) ANTI SHOCK HIGH PASS FILTER A KRAM DATA (K17) HPTZC / AUTO GAIN LOW PASS FILTER B KRAM DATA (K18) FIX KRAM DATA (K19) TRACKING INPUT GAIN KRAM DATA (K1A) TRACKING HIGH CUT FILTER A KRAM DATA (K1B) TRACKING HIGH CUT FILTER B KRAM DATA (K1C) TRACKING LOW BOOST FILTER A-H KRAM DATA (K1D) TRACKING LOW BOOST FILTER A-L 1 0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K1E) TRACKING LOW BOOST FILTER B-H 1 1 KRAM DATA (K1F) TRACKING LOW BOOST FILTER B-L 1 D2 D1 D0 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 D9 D8 D7 D6 D5 D4 Address 4 Data 1 Data 2 Address 1 Address 2 Register 0 0 0 0 0 0 0 0 0001 1 1 1 1 1 1 1 1 Command D23 to D20 D19 to D16 D15 to D12 D11 - 19 - 3 SELECT 0011 0100 CXD3027R Command Table ($342X) Address 3 D10 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 0 1 0 1 0 1 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K22) TRACKING OUTPUT GAIN KRAM DATA (K23) TRACKING AUTO GAIN KRAM DATA (K24) FOCUS GAIN DOWN HIGH CUT FILTER A KRAM DATA (K25) FOCUS GAIN DOWN HIGH CUT FILTER B KRAM DATA (K26) FOCUS GAIN DOWN LOW BOOST FILTER A-H KRAM DATA (K27) FOCUS GAIN DOWN LOW BOOST FILTER A-L KRAM DATA (K28) FOCUS GAIN DOWN LOW BOOST FILTER B-H KRAM DATA (K29) FOCUS GAIN DOWN LOW BOOST FILTER B-L KRAM DATA (K2A) FOCUS GAIN DOWN PHASE COMPENSATE FILTER A KRAM DATA (K2B) FOCUS GAIN DOWN DEFECT HOLD GAIN KRAM DATA (K2C) FOCUS GAIN DOWN PHASE COMPENSATE FILTER B KRAM DATA (K2D) FOCUS GAIN DOWN OUTPUT GAIN KRAM DATA (K2E) NOT USED KRAM DATA (K2F) NOT USED 1 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 KRAM DATA (K20) TRACKING PHASE COMPENSATE FILTER A KRAM DATA (K21) TRACKING PHASE COMPENSATE FILTER B Address 4 Data 1 Data 2 Address 1 Address 2 Register 0 0 0 0 0 0 0 0 0010 1 1 1 1 1 1 1 1 Command D23 to D20 D19 to D16 D15 to D12 D11 - 20 - 3 SELECT 0011 0100 CXD3027R Command Table ($343X) Address 3 D10 0 0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 KRAM DATA (K30) SLED INPUT GAIN (when TGup2 is accessed with SFSK = 1) KRAM DATA (K31) ANTI SHOCK LOW PASS FILTER B KRAM DATA (K32) NOT USED KRAM DATA (K33) ANTI SHOCK HIGH PASS FILTER B-H KRAM DATA (K34) ANTI SHOCK HIGH PASS FILTER B-L KRAM DATA (K35) ANTI SHOCK FILTER COMPARATE GAIN KRAM DATA (K36) TRACKING GAIN UP2 HIGH CUT FILTER A KRAM DATA (K37) TRACKING GAIN UP2 HIGH CUT FILTER B KRAM DATA (K38) TRACKING GAIN UP2 LOW BOOST FILTER A-H KRAM DATA (K39) TRACKING GAIN UP2 LOW BOOST FILTER A-L KRAM DATA (K3A) TRACKING GAIN UP2 LOW BOOST FILTER B-H KRAM DATA (K3B) TRACKING GAIN UP2 LOW BOOST FILTER B-L KRAM DATA (K3C) TRACKING GAIN UP PHASE COMPENSATE FILTER A KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 1 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K3D) TRACKING GAIN UP PHASE COMPENSATE FILTER B 1 KRAM DATA (K3E) TRACKING GAIN UP OUTPUT GAIN 1 KRAM DATA (K3F) NOT USED 1 CXD3027R Address 4 Data 1 Data 2 Address 1 Address 2 Register Command D23 to D20 D19 to D16 D15 to D12 D11 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 1 0 1 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 - 21 - 0011 3 SELECT 0011 0100 Command Table ($344X) Address 3 D10 0 0 0 1 1 0 0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K41) TRACKING HOLD FILTER A-H KRAM DATA (K42) TRACKING HOLD FILTER A-L KRAM DATA (K43) TRACKING HOLD FILTER B-H KRAM DATA (K44) TRACKING HOLD FILTER B-L KRAM DATA (K45) TRACKING HOLD FILTER OUTPUT GAIN KRAM DATA (K46) TRACKING HOLD INPUT GAIN (when TGup2 is accessed with THSK = 1) KRAM DATA (K47) NOT USED KRAM DATA (K48) FOCUS HOLD FILTER INPUT GAIN KRAM DATA (K49) FOCUS HOLD FILTER A-H KRAM DATA (K4A) FOCUS HOLD FILTER A-L KRAM DATA (K4B) FOCUS HOLD FILTER B-H KRAM DATA (K4C) FOCUS HOLD FILTER B-L KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 1 0 1 1 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KRAM DATA (K4D) FOCUS HOLD FILTER OUTPUT GAIN KRAM DATA (K4E) NOT USED KRAM DATA (K4F) NOT USED 1 CXD3027R 0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 0 0 0 1 1 KRAM DATA (K40) TRACKING HOLD FILTER INPUT GAIN D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Address 4 Data 1 Data 2 Address 1 Address 2 Register 0 0 0 0 0 0 Command D23 to D20 D19 to D16 D15 to D12 D11 0 1 0 1 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 - 22 - 0100 1 0 0 1 1 0 0 0 1 0 1 0 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 3 SELECT 0011 0100 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 KD7 KD6 KD5 KD4 KD3 KD2 KD1 KD0 Command Table ($348X to 3FX) Address 3 D14 0 PGFS, PFOK, RFAC DOUT Booster Surf Brake 0 0 1 1 Address 3 D15 D14 D13 D12 D3 D2 1 1 1 0 0 TV9 TV7 TV6 TV8 TV5 TV4 0 FB9 FB7 FB6 1 1 1 FB8 FB5 FB4 FB3 TV3 0 D11 D10 D9 D8 D7 D6 D5 D4 Data 1 Data 2 Data 3 D1 D0 -- FB2 FB1 TV2 TV1 -- TV0 FCS Bias Limit FCS Bias Data Traverse Center Data 1 0 IDFS3 IDFS2 IDFS1 IDFS0 0 IDFT1 IDFT0 0 0 0 0 0 0 THBON FHBON TLB10N FLB1ON TLB2ON 0 HBST1 HBST0 LB1S1 LB1S0 LB2S1 LB2S0 Booster INVRFDC DFCT 1 1 SFBK1 SFBK2 0 0 0 0 0 0 0 0 0 0 1 0 A/D SEL COPY EMPH CAT DOUT DOUT DOUT WIN DOUT EN EN2 b8 EN1 DMUT WOD EN D 0 0 0 0 0 PGFS1 PGFS0 PFOK1 PFOK0 0 0 0 MRS MRT1 MRT0 0 0 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Data 1 Data 2 Data 3 Address 1 Address 2 Register 1 1 1 1 1 Command D23 to D20 D19 to D16 D15 3 SELECT 0011 0100 FBL9 FBL8 FBL7 FBL6 FBL5 FBL4 FBL3 FBL2 FBL1 - 23 - CXD3027R Command Table ($34FX to 3FX) cont. Address 2 Data 3 D8 D7 FTZ FG6 FG5 FG4 FG3 FG2 FG1 FG0 D6 D5 D4 D3 D2 D1 D0 FCS search, AGF TRK jump, AGT Data 4 D18 D11 FS3 FS2 FS1 FS0 TJ3 TJ2 TJ1 TJ0 SFJP TG6 TG5 TG4 TG3 TG2 TG1 TG0 D10 D9 1 FT1 0 DTZC TJ5 TJ4 1 1 0 0 0 0 0 0 1 1 1 1 0 0 Data 1 D12 0 1 1 0 0 D11 D10 D9 D8 D7 Address 3 D16 D15 D14 0 0 0 1 0 0 1 D13 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 CXD3027R 0 Address 2 D18 D17 1 1 AGG4 XT4D XT2D DRR2 DRR1 DRR0 1 0 0 1 SFID SFSK THID THSK ABEF TLD2 TLD1 TLD0 0 0 0 0 COSS COTS CETZ CETF COT2 COT1 MOT2 0 1 1 1 0 FBON FBSS FBUP FBV1 FBV0 0 1 DAC SD6 SD5 SD4 SD3 SD2 SD1 SD0 0 0 0 0 0 0 0 1 1 1 0 0 1 FT0 FS5 FS4 D17 D16 D15 D14 D13 D12 Data 1 Data 2 Address 1 Register Command D23 to D20 D19 0 0 0 FZSH FZSL SM5 SM4 SM3 SM2 SM1 SM0 AGS AGJ AGGF AGGT AGV1 AGV2 AGHS AGHT FZC, AGC, SLD move VCLM VCLC FLM FLC0 RFLM RFLC AGF AGT DFSW LKSW TBLM TCLM FLC1 TLC2 TLC1 TLC0 DC measure, cancel 0 0 Serial data read out 1 1 1 FI FCS Bias, Gain, TJD0 FPS1 FPS0 TPS1 TPS0 SVDA SJHD INBK MTI0 FZC Surf jump/brake 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Mirr, DFCT, FOK TZC, COUT, Bottom, MIRR SLD filter LKIN COIN MDFI MIRI XT1D Filter ASFG FTQ LPAS SRO1 Data 2 D6 D5 D4 D3 0 AGHF ASOT Clock, others Data 3 D2 D1 D0 FI FI FI FI FI FI FI FI System GAIN FZB3 FZB2 FZB1 FZB0 FZA3 FZA2 FZA1 FZA0 1 SFO2 SFO1 SDF2 SDF1 MAX2 MAX1 SFOX BTF D2V2 D2V1 D1V2 D1V1 RINT BTS1 BTS0 MRC1 MRC0 - 24 - F1NM F1DM F3NM F3UM TINM TIUM T3NM T3DM DFIS TLCD SYG3 SYG2 SYG1 SYG1 0 0 0 1 0 0 0 1 3 SELECT 0011 1 1 1 D19 0 0 0 0 0 1 Command Table ($4X to EX) Data 1 D0 0 AS2 MT3 MT0 0 LSSL 0 MT2 MT1 AS1 AS0 AS3 0 -- -- -- D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 -- Data 2 Data 3 Data 4 Address D1 0 Register Command D3 D2 4 Auto sequence 0 1 5 1 TR2 0 0 0 0 0 0 0 TR1 TR0 TR3 Blind (A, E), Brake (B), Overflow (C, G) 0 -- 1 0 0 -- -- -- 6 0 SD2 KF3 KF0 0 0 0 KF2 KF1 SD1 SD0 SD3 Sled KICK, BRAKE (D), KICK (F) 0 1 1 0 -- -- -- -- 7 1 8192 2048 256 32 128 64 1024 512 4096 32768 16384 Auto sequence (N) track jump count setting 0 1 1 16 8 4 2 1 8 0 KSL3 0 0 KSL2 1 DSPB ASEQ 0 1 1 BiliGL BiliGL FLFC MAIN SUB 0 MODE specification 1 0 0 CD- DOUT DOUT VCO VCO WSEL ASHS SOCT0 ROM Mute Mute-F SEL1 SEL2 KSL1 SYCOF KSL0 0 VCO1 VCO1 CS1 CS0 1 0 0 0 VCO2 CS 1 --: don't care 9 Function specification 1 0 - 25 - CXD3027R Command Table ($4X to EX) cont. Data 1 D0 0 0 Mute ATT 0 0 0 0 1 0 1 1 0 1 1 1 0 0 1 0 1 0 0 0 1 1 0 SubQA3 SubQA2 SubQA1 SubQA0 1 0 0 1 1 0 1 1 0 0 1 1 1 1 0 1 0 1 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 1 0 1 ARDTEN AVW ADCPS VARI ON 0 1 SFP5 1 SFP4 0 1 0 0 DRWR DRADR 0 0 0 1 0 1 0 COMP ON 0 0 0 0 0 1 BBON1 BBON0 HBON1 HBON0 BBSL1 BBSL0 HBSL1 HBSL0 0 0 0 0 0 0 0 SDTO OUT 0 0 SubQD7 SubQD6 SubQD5 SubQD4 DRD15 DRD14 DRD13 DRD12 DADR19 DADR18 DADR17 DADR16 DADR15 DADR14 DADR13 DADR12 0 1 SFP3 0 0 SFP2 0 1 SFP1 DSP DSSP ASYM ESP LPF DSUB SLEEP SLEEP SLEEP SLEEP SLEEP SLEEP VARI USE 0 0 SYG3 SYG2 SYG1 SYG0 MDP MDP LPWR2 EA EA OUTSL1 OUTSL0 EA EA 0 MDS CTL MDP UP 0 MDP CTL4 0 0 SFP0 0 CXD3027R 0 0 0 GRSEL 0 0 0 1 0 0 0 0 0 0 BBST BBST Vdwn1 Vdwn0 1 0 0 0 MSL2 MSL1 MSL0 1 PWDN ZDPL XWOC DAC HiCut EMPH FILTER BST CL 1 0 1 AD7 ZMUTA SMUT AD10 AD9 AD8 AD6 0 RSL1 RSL0 0 0 0 DTSL1 DTSL0 MCSL1 MCSL0 0 1 PCT1 PCT2 0 SOC2 0 0 1 0 0 0 0 0 0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 Data 2 Data 3 Data 4 Address D1 Register Command D3 D2 Audio CTRL Signal select SDSL2 SDSL1 SDSL0 AD5 AD4 OBIT1 OBIT0 Bass boost Shock-proof memory setting SL GTOP NOLIM SPSL SL READ2 REFSEL REFON XQOK XWRE CHECK WDCK COM XQOK XWRE XRDE XSOEO XSOEO2 - 26 - ADPON BITSL1 BITSL0 A Shock-proof memory control 1 0 DOUT subcode-Q setting DRAM I/F Compression setting EFM playability enhancement setting Sync expansion specification Sleep setting Variable pitch setting Spindle servo setting Command Table ($4X to EX) cont. Data 1 D0 1 32768 16384 8192 1024 128 16 4 8 64 32 512 256 4096 2048 2 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 1 Data 2 Data 3 Data 4 Address D1 1 Register Command D3 D2 B Traverse monitor counter setting 1 0 C 0 0 1 0 CM3 CM1 ICAP SFSL VC2C CM0 EPWM SPD CM2 HIFC LPWR VPON 0 TP VP6 VP3 VP0 VP2 VP1 VP5 VP4 VP7 TB CLVS Gain VP CTL1 0 1 SFP2 SFP1 Spindle servo coefficient setting 1 1 Gain Gain Gain Gain Gain Gain PCC1 PCC0 SFP3 MDP1 MDP0 MDS1 MDS0 DCLV1 DCLV0 SFP0 SRP3 SRP2 SPR1 SRP0 VP CTL0 Gain Gain CAV1 CAV0 0 0 0 INV VPCO D CLV CTRL 1 1 E SPD mode 1 1 - 27 - CXD3027R Command Table ($4X to EX) cont. Data 5 Data 2 D3 D0 0 0 0 -- -- -- ERC4 0 0 0 OUTL2 DIV4 -- 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 EN CKOUT CKOUT SLD XSOE SL2 SL1 BBIN 0000 AD2 AD0 0 1 0 AD1 01 0 BBST BBST BBST BBST Vup1 Vup0 Uth Lth 0 0 0 0 0 0 0 0 0000 1110 1111 1 MDP CTL3 0 PDM INV 0 0 0 10 11 AD3 SCOR SCSY SOCT1 TXON TXOUT OUTL1 OUTL0 SEL D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 Data 3 Data 4 Data 6 Data 7 Register Command Address Data 1 8 MODE specification 1000 9 Function specification 1001 AUDIO CTRL 00 Signal select 0100 Bass boost 0101 - 28 - SubQD3 SubQD2 SubQD1 SubQD0 0 MDP CTL2 0 0 MDP CTL1 0 MDP CTL0 MTSL1 MTSL0 ASYE 0 0 0 0 0 0 A 1010 0110 DOUT subcode-Q setting 1001 DRD11 DRD10 DRD9 DRD8 DRD7 DRD6 DRD5 DRD4 DRD3 DRD2 DRD1 DRD0 DADR11 DADR10 DADR9 DADR8 DADR7 DADR6 DADR5 DADR4 DADR3 DADR2 DADR1 DADR0 0 0 0 1 0 0 0 DRAM I/F EFM playability enhancement setting 1011 Spindle servo setting 1111 B Traverse monitor counter setting 1011 MD2 0 0 C Spindle servo coefficient setting 1100 EDC7 EDC6 EDC5 EDC4 EDC3 EDC2 EDC1 EDC0 0 0 0 -- -- -- -- -- -- -- -- --: don't care CXD3027R D CLV CTRL 1100 1-3. CPU Command Presets Command Preset Table ($0X to 34X) Data 1 D18 0 0 -- -- -- -- -- -- Data 5 D4 -- -- D3 D2 -- D0 -- Data 2 D4 D3 D2 D0 D0 KRAM DATA ($3400XX to $344fXX) --: don't care D0 -- SLED KICK LEVEL (1 x basic value) (default) -- -- -- -- -- -- -- -- -- -- -- Data 4 D8 -- Data 1 D8 D7 D6 D5 -- -- -- D7 D6 D5 -- -- -- -- -- -- -- -- Data 3 D12 -- Address 3 D12 D11 D10 D9 -- -- -- D11 D10 D9 -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 0 0 Data 1 D18 0 Address 2 D17 0 0 0 D16 D15 D14 D13 0 0 -- -- -- D17 D16 D15 D14 D13 Data 2 0 -- -- 1 -- -- 0 -- -- 0 0 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 FOCUS SERVO OFF, 0V OUT TRACKING GAIN UP FILTER SELECT 1 TRACKING SERVO OFF SLED SERVO OFF Data 2 Data 3 Data 4 Data 5 Address Register Command D23 to D20 D19 0 FOCUS CONTROL 0000 0 1 TRACKING CONTROL 0001 0 2 TRACKING MODE 0010 0 Address Register Command D23 to D20 D19 0011 0 Address 1 D18 1 3 SELECT D23 to D20 D19 - 29 - 0011 0 See "Coefficient ROM Preset Values Table". CXD3027R Command Preset Table ($348X to 34FX) Address 3 D14 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 Data 3 D4 0 0 0 0 0 D3 0 0 0 0 0 0 D2 0 0 0 D1 0 0 0 D0 -- -- 0 FCS Bias Limit FCS Bias Data Traverse Center Data --: don't care 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DOUT Booster Surf Brake Booster Servo DAC output DFCT 0 0 0 0 CAV control 0 0 0 0 0 0 0 1 0 0 0 0 Data 2 D7 0 0 0 0 D6 D5 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 Data 1 D11 D10 0 0 0 0 1 0 0 0 0 D9 D8 1 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 1 1 Address 3 D15 D14 D13 D12 1 0 0 0 1 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 0 0 0 PGFS, PFOK, RFAC D13 D12 D11 D3 D2 D1 D0 D10 D9 D8 D7 D6 D5 D4 Data 1 Data 2 Data 3 Address 1 Address 2 Register 1 1 1 1 1 1 1 Command D23 to D20 D19 to D16 D15 3 SELECT 0011 0100 - 30 - CXD3027R Command Preset Table ($35X to 3FX) cont. Address 2 D18 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 Data 2 D9 0 0 1 0 0 0 0 0 0 0 0 0 0 0 D8 0 0 0 1 D7 D10 0 0 0 0 D6 0 0 0 0 D5 0 0 0 0 D4 0 0 0 0 D3 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Data 3 D2 0 0 0 0 D1 0 0 0 0 D0 0 0 0 0 System GAIN FOCUS SLED SLED CXD3027R 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 1 1 0 1 1 0 0 0 0 1 1 1 1 Address 2 Address 3 D16 1 0 1 1 1 1 1 1 0 1 1 1 0 0 0 0 1 D15 D14 D13 D12 D11 D18 D17 Data 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 1 1 1 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0 1 0 0 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 1 1 1 1 FCS search, AGF TRK jump, AGT FZC, AGC, SLD move DC measure, cancel Serial data read out FCS Bias, Gain, Surf jump/brake MIRR, DFCT, FOK TZC, COUT, Bottom, MIRR SLD filter Filter Clock, others D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Data 1 Data 2 Data 3 Data 4 Address 1 Register Command D23 to D20 D19 0 0 0 1 1 1 1 - 31 - 1 3 SELECT 0011 1 1 1 D19 1 Command Preset Table ($4X to EX) Data 1 D0 0 0 0 0 0 -- -- -- 0 0 0 0 0 0 0 0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 -- Data 2 Data 3 Data 4 Address D1 0 Register Command D3 D2 4 Auto sequence 0 1 5 Blind (A, E), Brake (B), Overflow (C, G) 0 0 1 1 0 0 -- 0 0 0 0 0 0 0 1 0 1 -- -- -- 6 Sled KICK, BRAKE (D), KICK (F) 0 1 1 1 0 0 0 0 0 0 0 0 1 0 0 1 -- -- -- -- 7 Auto sequence (N) track jump count setting 0 1 0 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0 8 0 0 1 0 1 0 0 0 0 1 1 0 MODE specification 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 --: don't care 9 Function specification 1 0 - 32 - CXD3027R Command Preset Table ($4X to EX) cont. Data 1 D0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 1 1 1 1 0 1 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 1 0 0 1 0 1 0 0 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0 1 1 1 1 1 1 1 0 1 0 1 0 0 1 0 0 1 1 0 1 1 0 1 0 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 Data 2 Data 3 Data 4 Address D1 Register Command D3 D2 Audio CTRL Signal select Bass boost Shock-proof memory setting - 33 - A Shock-proof memory control 1 0 DOUT subcode-Q setting DRAM I/F Compression setting EFM playability enhancement setting Sync expansion specification Sleep setting Variable pitch setting CXD3027R Spindle servo setting Command Preset Table ($4X to EX) cont. Data 1 D0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 0 Data 2 Data 3 Data 4 Address D1 1 Register Command D3 D2 B Traverse monitor counter setting 1 0 C 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 Spindle servo coefficient setting 1 1 0 0 0 1 0 0 1 0 0 D CLV CTRL 1 1 E SPD mode 1 1 - 34 - CXD3027R Command Preset Table ($4X to EX) cont. Data 5 Data 1 D3 0 0 0 0 0 0 -- 0 -- -- 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 00 0 0 0000 01 0 0 0 0 0000 0 0 1 0 0 0 0 1001 1111 1011 1110 0 0 0 1 0101 10 11 0110 0 0 0 0 0100 0 0 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 0 0 -- Data 2 Data 3 Data 4 Data 6 Data 7 Register Command Address 8 MODE specification 1000 9 Function specification 1001 AUDIO CTRL Signal select Bass boost - 35 - 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 A 1010 DOUT subcode-Q setting DRAM I/F EFM playability enhancement setting B Traverse monitor counter setting 1011 0 0 0 C Spindle servo coefficient setting 1100 0 0 0 0 0 0 -- -- -- -- -- -- -- -- --: don't care CXD3027R D CLV CTRL 1100 CXD3027R Fix indicates that normal preset values should be used. - 36 - CXD3027R - 37 - CXD3027R 1-4. Description of SENS Signals SENS output Microcomputer serial register (latching not required) $0X $1X $2X $30 to 37 $38 $38 $3904 $3908 $390C $391C $391D $391F $3A $3B to 3F $4X $5X $6X $A0 to $A8 $AA to $AF $BX $CX $EX $7X, 8X, 9X, DX, FX ASEQ = 0 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z GFS COMP COUT OV64 Z ASEQ = 1 FZC AS TZC SSTP AGOK XAVEBSY TE Avrg Reg. FE Avrg Reg. VC Avrg Reg. TRVSC Reg. FB Reg. RFDC Avrg Reg. FBIAS Count STOP SSTP XBUSY FOK 0 GFS COMP COUT OV64 0 Output data length -- -- -- -- -- -- 9 bits 9 bits 9 bits 9 bits 9 bits 8 bits -- -- -- -- -- -- -- -- -- -- $38 outputs AGOK during AGT and AGF command settings, and XAVEBSY during AVRG measurement. SSTP is output in all other cases. - 38 - CXD3027R Description of SENS Signals SENS output Z XBUSY FOK GFS COMP The SENS pin is high impedance. Low while the auto sequencer is in operation, high when operation terminates. Outputs the same signal as the FOK pin. High for "focus OK". High when the regenerated frame sync is obtained with the correct timing. Counts the number of tracks set with Reg.B. High when Reg.B is latched, low when COUT is counted for the initial Reg.B number. Counts the number of tracks set with Reg.B. High when Reg.B is latched, toggles each time COUT is counted for the Reg.B number. While $44 and $45 are being executed, toggles with each COUT 8-count instead of the Reg.B number. Low when the EFM signal is lengthened by 64 channel clock pulses or more after passing through the sync detection filter. COUT OV64 - 39 - CXD3027R 1-5. Description of Commands The meaning of the data for each address on the XLAT pin side is explained below. $4X commands Register name 4 AS3 Data 1 Command AS2 AS1 AS0 MT3 Data 2 MAX timer value MT2 MT1 MT0 LSSL Data 3 Timer range 0 0 0 Command Cancel Fine Search Focus-On 1 Track Jump 10 Track Jump 2N Track Jump M Track Move AS3 0 0 0 1 1 1 1 AS2 0 1 1 0 0 1 1 AS1 0 0 1 0 1 0 1 AS0 0 RXF 1 RXF RXF RXF RXF RXF = 0 Forward RXF = 1 Reverse * When the Focus-on command ($47) is canceled, $02 is sent and the auto sequence is interrupted. * When the Track jump commands ($44, $45 and $48 to $4D) are canceled, $25 is sent and the auto sequence is interrupted. MAX timer value MT3 23.2ms 1.49s MT2 11.6ms 0.74s MT1 5.8ms 0.37s MT0 2.9ms 0.18s LSSL 0 1 0 0 0 Timer range 0 0 0 0 0 0 * To disable the MAX timer, set the MAX timer value to 0. $5X commands Timer Blind (A, E), Overflow (C, G) Brake (B) TR3 0.18ms 0.36ms TR2 0.09ms 0.18ms TR1 0.045ms 0.09ms TR0 0.022ms 0.045ms - 40 - CXD3027R $6X commands Register name 6 SD3 Timer When executing KICK (D) $44 or $45 When executing KICK (D) $4C or $4D Timer KICK (F) Data 1 KICK (D) SD2 SD1 SD0 KF3 SD3 23.2ms 11.6ms KF3 0.72ms Data 2 KICK (F) KF2 KF1 SD2 11.6ms 5.8ms KF2 0.36ms KF0 SD1 5.8ms 2.9ms KF1 0.18ms SD0 2.9ms 1.45ms KF0 0.09ms $7X commands Auto sequence track jump count setting Command Data 1 Data 2 Data 3 Data 4 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 Auto sequence track jump 15 14 13 12 11 10 2 2 2 2 2 2 count setting 29 28 27 26 25 24 23 22 21 20 This command is used to set N when a 2N-track jump is executed, to set M when an M-track move is executed and to set the jump count when fine search is executed for auto sequencer. * The maximum track count is 65,535, but note that with a 2N-track jump the maximum track jump count depends on the mechanical limitations of the optical system. * When the track jump count is from 0 to 15, the COUT signal is counted for 2N-track jumps and M-track moves; when the count is 16 or over, the MIRR signal is counted. For fine search, the COUT signal is counted. - 41 - CXD3027R $8X commands Command MODE specification Data 1 D3 D2 D1 D0 D3 Data 2 D2 D1 D0 CD- DOUT DOUT VCO VCO WSEL ASHS SOCT0 ROM Mute Mute-F SEL1 SEL2 Command bit C2PO timing CDROM = 1 CDROM = 0 1-3 1-3 Processing CDROM mode; average value interpolation and pre-value hold are not performed. Audio mode; average value interpolation and pre-value hold are performed. Command bit DOUT Mute = 1 DOUT Mute = 0 Processing When Digital Out is on (MD2 pin = 1), DOUT output is muted. When Digital Out is on, DOUT output is not muted. Command bit DOUT Mute F = 1 DOUT Mute F = 0 Processing When Digital Out is on (MD2 pin = 1), DA output is muted. DA output mute is not affected when Digital Out is either on or off. MD2 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 Other mute conditions 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 DOUT Mute DOUT Mute F DOUT output 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 - dB OFF DA output for 48-bit slot 0dB - dB 0dB 0dB - dB 0dB - dB See "Mute conditions" (1), (2) and (4) to (6) under $AX commands for other mute conditions. When DTSL1 = 1, the Digital Out from the bass boost or shock-proof is selected. See the description of Digital Out. - 42 - CXD3027R Command bit WSEL = 1 WSEL = 0 Sync protection window width 26 channel clock 6 channel clock Application Anti-rolling is enhanced. Sync window protection is enhanced. In normal-speed playback, channel clock = 4.3218MHz. Command bit ASHS = 0 ASHS = 1 Function The command transfer rate from the auto sequencer to the DSSP block is set to normal speed. The command transfer rate from the auto sequencer to the DSSP block is set to half speed. See "4-8. CD-DSP Block Playback Speed" for settings. Command bit SOCT0 0 1 1 SOCT1 -- 0 1 Processing Subcode-Q is output from the SQSO pin. Various signals are output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-4.) The error rate is output from the SQSO pin. Input the readout clock to SQCK. (See Timing Chart 2-6.) --: don't care $8X command TXOUT = 0 and $A8X command SDTOOUT = 0 must be set. Command MODE specification Data 2 D3 D2 D1 D0 D3 KSL3 Data 3 D2 KSL2 D1 KSL1 D0 KSL0 VCO VCO ASHS SOCT0 SEL1 SEL2 See above. Command bit VCOSEL1 = 0 VCOSEL1 = 1 Processing Multiplier PLL VCO1 is set to normal speed. Multiplier PLL VCO1 is set to approximately twice the normal speed. Command bit KSL3 0 0 1 1 KSL2 0 1 0 1 Processing Output of multiplier PLL VCO1 selected by VCO CS0 is 1/1 frequency-divided. Output of multiplier PLL VCO1 selected by VCO CS0 is 1/2 frequency-divided. Output of multiplier PLL VCO1 selected by VCO CS0 is 1/4 frequency-divided. Output of multiplier PLL VCO1 selected by VCO CS0 is 1/8 frequency-divided. - 43 - CXD3027R Command bit VCOSEL2 = 0 VCOSEL2 = 1 Processing Wide-band PLL VCO2 is set to normal speed. Wide-band PLL VCO2 is set to approximately twice the normal speed. Command bit KSL1 0 0 1 1 KSL0 0 1 0 1 Processing Output of wide-band PLL VCO2 is 1/1 frequency-divided. Output of wide-band PLL VCO2 is 1/2 frequency-divided. Output of wide-band PLL VCO2 is 1/4 frequency-divided. Output of wide-band PLL VCO2 is 1/8 frequency-divided. Block Diagram of VCO Internal Path VCO1SEL No.1 VCO1 1/1 No.2 VCO1 Selector Selector 1/2 To DSP interior 1/4 No.3 VCO1 VCO1CS1, 0 1/8 KSL3, 2 No.4 VCO1 VCO1 internal path VCO2SEL Low-speed VCO2 1/1 Selector Selector 1/2 To DSP interior 1/4 High-speed VCO2 VCO2CS 1/8 KSL1, 0 VCO2 internal path - 44 - CXD3027R $8X commands cont. Data 4 D3 D2 D1 0 D0 D3 Data 5 D2 D1 D0 D3 Data 6 D2 D1 D0 Command MODE specification VCO1 VCO1 CS1 CS0 VCO2 SCOR ERC4 SCSY SOCT1 TXON TXOUT OUTL1 OUTL0 CS SEL See page 43. Command bit VCO1CS1 VCO1CS0 0 0 1 1 0 1 0 1 Selects the No. 1 VCO1. Selects the No. 2 VCO1. Selects the No. 3 VCO1. Selects the No. 4 VCO1. Processing The CXD3027R has four multiplier PLL VCO1s, and this command selects one of these VCO1s. The four VCOs are No. 4, No. 3, No. 2 and No. 1 in order of the maximum frequency. Command bit VCO2 CS = 0 VCO2 CS = 1 Processing Selects the low-speed wide-band PLL VCO2. Selects the high-speed wide-band PLL VCO2. The CXD3027R has two wide-band PLL VCO2s, and this command selects one of these VCO2s. The block diagrams for VCO1 and VCO2 including VCOSEL1, VCOSEL2, KSL0 to KSL3, VCO1CS0, VCO1CS1, and VCO2CS are shown on the previous page. - 45 - CXD3027R Command bit ERC4 = 0 ERC4 = 1 Processing C2 error double correction is performed when DSPB = 1. C2 error quadruple correction is performed even when DSPB = 1. Command bit SCOR SEL = 0 SCOR SEL = 1 WDCK signal is output. Processing GRSCOR (protected SCOR) is output. Used when outputting GRSCOR from the WDCK pin. Command bit SCSY = 0 SCSY = 1 No processing. Processing GRSCOR (protected SCOR) synchronization is applied again. Used to resynchronize GRSCOR. The rising edge signal of this command bit is used internally, so when resynchronizing GRSCOR, first return the setting to 0 and then set to 1. GRSCOR is the crystal accuracy SCOR signal obtained by removing the motor wow component. This signal is synchronized with PCMDATA. The resynchronization conditions are when GTOP = high or when the GRSRST pin = high. (Same as when SCSY = 1 is sent by the $8X command.) Command bit TXON = 0 TXON = 1 Processing When CD TEXT data is not demodulated, set TXON to 0. When CD TEXT data is demodulated, set TXON to 1. See "4-15. CD TEXT Data Demodulation". Command bit TXOUT = 0 TXOUT = 1 Processing Various signals except for CD TEXT are output from the SQSO pin. CD TEXT data is output from the SQSO pin. See "4-15. CD TEXT Data Demodulation". Command bit OUTL1 = 0 OUTL1 = 1 C4M and WDCK are output. C4M and WDCK outputs are set low. Processing Command bit OUTL0 = 0 OUTL0 = 1 Processing XPCK, PCMD, BCK, LRCK and EMPH are output. XPCK, PCMD, BCK, LRCK and EMPH outputs are set low. - 46 - CXD3027R Command MODE specification Data 7 D3 0 D2 0 D1 OUTL2 D0 0 Command bit OUTL2 = 0 OUTL2 = 1 WFCK is output. WFCK is set low. Processing $9X commands Command Function specification Data 1 D3 1 D2 D1 D0 1 D3 BiliGL MAIN D2 BiliGL SUB Data 2 D1 FLFC D0 0 DSPB A.SEQ ON-OFF ON-OFF Command bit DSPB = 0 DSPB = 1 Processing Normal-speed playback, C2 error quadruple correction. Double-speed playback, C2 error double correction. (quadruple correction when ERC4 = 1) Normally FLFC = 0. In CAV-W mode, set FLFC to 1 independently of the playback speed. Command bit BiliGL SUB = 0 BiliGL SUB = 1 BiliGL MAIN = 0 STEREO SUB BiliGL MAIN = 1 MAIN Mute Definition of bilingual capable MAIN, SUB and STEREO The left channel input is output to the left and right channels for MAIN. The right channel input is output to the left and right channels for SUB. The left and right channel inputs are output to the left and right channels, respectively, for STEREO. Data 3 Command Function specification Data 4 Data 5 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 0 0 0 0 1 0 0 1 0 0 0 0 - 47 - CXD3027R Command Function specification Data 6 D3 0 D2 0 D1 0 D0 0 D3 DIV4 Data 7 D2 0 D1 0 D0 0 This switches the digital PLL master clock. Either the conventional mode or the 2/3 mode (2/3 of the conventional clock) can be selected. Command bit DIV4 = 0 DIV4 = 1 Processing Digital PLL master clock; conventional mode. (preset) Digital PLL master clock; 2/3 mode. Note) Do not set DIV4 to 1 when DSPB = 0. $AX commands Command Audio CTRL Data 1 D3 0 D2 0 D1 Mute D0 ATT D3 PCT1 D2 PCT2 Data 2 D1 0 D0 SOC2 Command bit Mute = 0 Mute = 1 Meaning Mute off if other mute conditions are not set. Mute on. Peak register reset. Command bit ATT = 0 ATT = 1 Meaning Attenuation off. -12dB Mute conditions (1) When register A mute = 1. (2) When register 8 DOUT Mute F = 1 and Digital Out is on ($B command MD2 = 1). (3) When GFS stays low for over 35ms (during normal-speed). (4) When register 9 BiliGL MAIN = Sub = 1. (5) When register A PCT1 = 1 and PCT2 = 0. (1) to (3) perform zero-cross muting with a 1ms time limit. Command bit PCT1 0 0 1 1 PCT2 0 1 0 1 Meaning Normal mode Level meter mode Peak meter mode Normal mode PCM Gain x 0dB x 0dB Mute x 0dB ECC error correction ability C1: double; C2: quadruple C1: double; C2: quadruple C1: double; C2: double C1: double; C2: double - 48 - CXD3027R Description of level meter mode (see Timing Chart 1-4.) * When the LSI is set to this mode, it performs digital level meter functions. * When the 96-bit clock is input to SQCK, 96 bits of data are output to SQSO. The initial 80 bits are subcode-Q data (see "[2] Subcode Interface"). The last 16 bits are LSB first, which are 15-bit PCM data (absolute values) and an L/R flag. The final bit (L/R flag) is high when the 15-bit PCM data is from the left channel and low when the data is from the right channel. * The PCM data is reset and the L/R flag is inverted after one readout. Then the measurement for the maximum value continues until the next readout. Description of peak meter mode (see Timing Chart 1-5.) * When the LSI is set to this mode, the maximum PCM data value is detected regardless of if it comes from the left or right channel. The 96-bit clock must be input to SQCK to read out this data. * When the 96-bit clock is input, 96 bits of data are output to SQSO and the value is set in the LSI internal register again. In other words, the PCM maximum value register is not reset by the readout. * To reset the PCM maximum value register to 0, set PCT1 = PCT2 = 0 or set the $AX command Mute. * The subcode-Q absolute time is automatically controlled in this mode. In other words, after the maximum value is generated, the absolute time for CRC to become OK is retained in the memory. Normal operation is conducted for the relative time. * The final bit (L/R flag) of the 96-bit data is normally 0. * The pre-value hold and average value interpolation data are fixed to level (- ) for this mode. Command bit SOC2 = 0 SOC2 = 1 Processing The SENS signal is output from the SENS pin as usual. The SQSO pin signal is output from the SENS pin. SENS output switching * This command is used to output the SQSO pin signal from the SENS pin. When SOC2 = 0, SENS output is performed as usual. When SOC2 = 1, the SQSO pin signal is output from the SENS pin. At this time, the readout clock is input to the SCLK pin. Note) Perform the SOC2 switching when SQCK = SCLK = high. Data 3 Command Audio CTRL Data 4 Data 5 Data 6 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 - 49 - CXD3027R $A4 commands (preset: $A4C800) Command A4 (Signal select) Data 1 D3 0 D2 1 D1 0 D0 0 D3 Data 2 D2 D1 0 D0 0 D3 Data 3 D2 D1 D0 D3 0 Data 4 D2 D1 D0 RSL1 RSL0 DTSL1 DTSL0 MCSL1 MCSL0 SDSL SDSL SDSL 2 1 0 Data 5 D3 D2 D1 D0 D3 Data 6 D2 D1 D0 D3 Data 7 D2 D1 D0 EN CKOUT CKOUT SLD XSOE SL2 SL1 BBIN RSL1, 0: These bits set the external buffer RAM. RSL1 0 1 RSL0 0 1 Processing The external buffer RAM is set to 4M bits. The external buffer RAM is set to 16M bits. : preset DTSL1, DTSL0: See the second half of the description of $A4 commands. MCSL1: This bit sets the DAC block master clock. When 0, the DAC block master clock is set to 16.9344MHz (384fs). (default) When 1, the DAC block master clock is set to 33.8688MHz (768fs). MCSL0: This bit sets the shock-proof memory controller block master clock. When 0, the shock-proof memory controller block master clock is set to 16.9344MHz (384fs). (default) When 1, the shock-proof memory controller block master clock is set to 33.8688MHz (768fs). ENXSOE: This bit switches the command input method. When 0, the command transfer clock and the SENS serial data readout clock are input from the respective pins. (default) When 1, the command transfer clock and the SENS serial data readout clock are input from the CLOK pin. The clock input is switched with the XSOE pin. At this time, connect the SCLK pin to high. ENXSOE XSOE pin 0 0 1 1 L H L H CLOK pin Command transfer clock input Command transfer clock input SCLK pin SENS serial data readout clock input SENS serial data readout clock input SENS serial data readout clock input Connect to high. Command transfer clock input Connect to high. In addition, when ENXSOE is set to 1 and the SQSO pin signal output is read from the SENS pin, the command input method is as follows. At this time, connect the SCLK and SQCK pins to high. See the command descriptions for $A command SOC2 and $8 commands TXOUT, SOCT0 and SOCT1. - 50 - CXD3027R $8 $8 $8 ENXS XSOE $A $A8 SDT0 pin SOC2 OUT TXOUT SOCT0 SOCT1 OE 1 1 1 1 1 1 H L L L L L 0 1 1 1 1 0 0 0 0 0 0 0 1 0 1 1 0 1 CLOK pin SENS pin High or low output SENS output1 Subcode-Q output Various signal output2 Command transfer clock input SENS serial data readout clock input Subcode-Q readout clock input Various signal readout clock input Error rate readout clock Error rate output3 input CD TEXT data readout clock input Readout clock input of shock-proof memory controller serial data CD TEXT data output Shock-proof memory controller serial data output 1 L 1 1 : don't care 1 See "1-4. Description of SENS Signals" for the SENS output. 2 The output signals are PER7 to PER0, FOK, GFS, LOCK, EMPH, ALOCK and VF9 to VF0. For details, see Timing Chart 2-4. 3 For the error rate timing, see Timing Chart 2-6. CKOUTSL2, CKOUTSL1: These bits select the clock output from the R4M pin. When the crystal is 16.9344 MHz and XTSL = high, the output frequency is halved. CKOUTSL2 CKOUTSL1 0 0 1 1 0 1 0 1 4.2336MHz output 8.4672MHz output 4.2336MHz output Changes in CAV-W mode and variable pitch mode. : preset DTSL1, DTSL0: These bits select the data output from the DOUT pin. In external mode, the data input through the LRCKI, BCKI and PCMDI pins is used. DOUT output in the following tables is valid when $34A commands DOUT EN and DOUT EN2 are both 1. In this case, see "$34A commands". When $34A commands DOUT EN and DOUT EN2 are both 0, see "4-5-2. Digital Out from DA Interface Input". At this time, the data from the CD DSP is output from the DOUT pin with a subcode is added. SDSL2, SDSL1: These bits select the data input to the DAC block and the data output from the PCMD pin. SLDBBIN: This bit selects the data input to the DAC block and the data output from the PCMD and DOUT pins. - 51 - Processing CXD3027R When SLDBBIN = 0, the internally connected data is selected. (default) DTSL1 DTSL0 SDSL2 SDSL1 SDSL0 Input to DAC block 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 DSP mode DOUT output DSP & DAC mode PCMD output DSP mode DSP & DAC mode Shock-proof memory Shock-proof Shock-proof controller mode memory controller memory controller Shock-proof memory mode & DAC mode controller & DAC mode DSP mode DSP mode DSP mode DSP & DAC mode Shock-proof memory Shock-proof Shock-proof controller mode memory controller memory controller Shock-proof memory mode mode controller & DAC mode DSP mode DSP mode DSP mode DSP & DAC mode Shock-proof memory controller mode Shock-proof memory controller & DAC mode DSP mode DSP & DAC mode Shock-proof memory controller mode Shock-proof memory controller & DAC mode Shock-proof memory controller mode DSP mode External mode Shock-proof memory controller mode : preset 1: The relationship between LRCK, BCK and PCMD changes according to the setting value. When SDSL0 = 0, the LRCK, BCK and PCMD phase difference is constant but the LRCK frequency changes when SDSL0 is switched. When SDSL0 = 1, the LRCK frequency is constant but the phase difference between LRCK, BCK and PCMD changes before and after SDSL1 is switched. When not switching the output data selection, set SDSL1 and SDSL0 to the same value. - 52 - CXD3027R When SLDBBIN = 1, the data input from the LRCKI, BCKI and PCMDI pins is selected. DTSL1 DTSL0 SDSL2 SDSL1 SDSL0 Input to DAC block 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 External mode 0 1 DSP mode 0 1 0 1 External mode 0 1 DSP mode DOUT output PCMD output DSP mode External & DAC mode External & DAC mode Shock-proof memory controller mode External & DAC mode DSP mode External & DAC mode Shock-proof memory controller mode Shock-proof memory controller mode External & DAC mode DSP mode External & DAC mode Shock-proof memory controller mode External & DAC mode DSP mode External & DAC mode Shock-proof memory controller mode External & DAC mode 1: The relationship between LRCK, BCK and PCMD changes according to the setting value. When SDSL0 = 0, the LRCK, BCK and PCMD phase difference is constant but the LRCK frequency changes when SDSL0 is switched. When SDSL0 = 1, the LRCK frequency is constant but the phase difference between LRCK, BCK and PCMD changes before and after SDSL1 is switched. When not switching the output data selection, set SDSL1 and SDSL0 to the same value. - 53 - CXD3027R $A5 commands (when Data 2 D3 = 0, D2 = 0) (preset: $A50400) Command A5 (Bass boost) Data 1 D3 0 D2 1 D1 0 D0 1 D3 0 Data 2 D2 0 D1 1 D0 D3 Data 3 D2 D1 D0 D3 Data 4 D2 D1 D0 ZMUTA SMUT AD10 AD9 AD8 AD7 AD6 AD5 AD4 Data 5 D3 D2 D1 D0 AD3 AD2 AD1 AD0 ZMUTA: This bit sets the zero detection analog mute on/off. When 0, zero detection analog mute is on. (default) When 1, zero detection analog mute is off. When zero data is detected for both the left and right channels, the LPF block output is set to center output. This bit sets the soft mute on/off. When 0, soft mute is off. (default) When 1, soft mute is on. These bits set the attenuation data. The attenuation data consists of 11 bits, and is set as follows. Attenuation data 7FF (hex) 7FE (hex) : 402 (hex) 401 (hex) 400 (hex) 3FF (hex) 3FE (hex) : 001 (hex) 000 (hex) Audio output +6.02dB +6.016dB : +0.017dB +0.0085dB 0dB -0.0085dB -0.017dB : -60.206dB - : preset The audio output from 001 (h) to 7FF (h) is obtained using the following equation: SMUT: AD10 to AD0: Audio data output = 20 log 20 log Attenuation data [dB] 1024 - 54 - CXD3027R $A5 commands (when Data 2 D3 = 0, D2 = 1) (preset: $A540A4) Command A5 (Bass boost) Data 1 D3 0 D2 1 D1 0 D0 1 D3 0 Data 2 D2 1 D1 D0 D3 Data 3 D2 D1 D0 D3 1 Data 4 D2 0 D1 D0 PWDN ZDPL WOC DAC HiCut BST EMPH FILTER CL OBIT1 OBIT0 Data 5 D3 0 PWDN: D2 1 D1 0 D0 0 This bit sets the DAC block operation mode. When 0, the DAC block clock is stopped. This makes it possible to reduce power consumption. (default) When 1, the DAC block operates normally. ZDPL: This bit sets the zero detection flag polarity. When 0, the LRMU pin is set low during mute. (default) When 1, the LRMU pin is set high during mute. WOC: When WOC = 1, the DAC sync window opens. This is used to synchronize the DAC. DAC EMPH: This bit sets the digital de-emphasis on/off. When 0, digital de-emphasis is off. (default) When 1, digital de-emphasis is on. HiCutFILTER: This bit sets the high-cut filter on/off. When 0, the high-cut filter is off. (default) When 1, the high-cut filter is on. BSTCL: This bit sets the bass boost level clear on/off. 1: On; the set bass boost level is cleared to 0dB. 0: Off; normal operation (default) OBIT1, OBIT0: These bits set the word length of the serial data output from the PCMD pin. The serial data word length can be selected only when the data output from the PCMD pin is set to DAC output. OBIT1 0 0 1 OBIT0 0 1 0 Serial data word length 20bit 18bit 16bit : preset - 55 - CXD3027R $A5 commands (when Data 2 D3 = 1, D2 = 0) (preset: $A58000) Command A5 (Bass boost) Data 1 D3 0 D2 1 D1 0 D0 1 D3 1 Data 2 D2 0 D1 D0 D3 Data 3 D2 D1 D0 D3 Data 4 D2 D1 D0 BBON1 BBON0 HBON1 HBON0 BBSL1 BBSL0 HBSL1 HBSL0 BBST BBST Vdwn1 Vdwn0 Data 5 D3 D2 D1 D0 BBST BBST BBST BBST Vup1 Vup0 Uth Lth BBON1, BBON0: These bits set the bass boost on/off and the turnover frequency. BBON1 0 0 1 1 BBON0 0 1 0 1 Bass boost is off. Bass boost is on and the turnover frequency is set to 125Hz. Bass boost is on and the turnover frequency is set to 160Hz. Bass boost is on and the turnover frequency is set to 200Hz. : preset HBON1, HBON0: These bits set the high boost on/off and the turnover frequency. HBON1 0 1 1 HBON0 0 0 1 High boost is off. High boost is on and the turnover frequency is set to 5kHz. High boost is on and the turnover frequency is set to 7kHz. : preset BBSL1, BBSL0: These bits set the boost level for bass boost. BBSL1 0 0 1 1 BBSL0 0 1 0 1 Processing The boost level for bass boost is set to 10dB. The boost level for bass boost is set to 14dB. The boost level for bass boost is set to 18dB. The boost level for bass boost is set to 22dB. : preset HBSL1, HBSL0: These bits set the boost level for high boost. HBSL1 0 0 1 1 HBSL0 0 1 0 1 Processing The boost level for high boost is set to 4dB. The boost level for high boost is set to 6dB. The boost level for high boost is set to 8dB. The boost level for high boost is set to 10dB. : preset - 56 - Processing Processing CXD3027R BBST Vdwn1, BBST Vdwn0: These bits set the boost attack time (Vol Down) for bass and high boost. BBST Vdwn1 BBST Vdwn0 0 0 1 0 1 1 Processing The boost attack time for bass and high boost is set to standard. The boost attack time for bass and high boost is set to fast. The boost attack time for bass and high boost is set to slow. : preset BBST Vup1, BBST Vup0: These bits set the boost release time (Vol Up) for bass and high boost. BBST Vup1 BBST Vup0 0 0 1 0 1 1 Processing The boost release time for bass and high boost is set to standard. The boost release time for bass and high boost is set to fast. The boost release time for bass and high boost is set to slow. : preset BBST Uth: This bit sets the bass and high boost Uth. When 0, Uth is set to -1.9dB. (default) When 1, Uth is set to -0.9dB. BBST Lth: This bit sets the bass and high boost Lth. When 0, Lth is set to -12dB. (default) When 1, Lth is set to -4.4dB. When the volume rises above Uth, the boost level is reduced. The speed at which the boost level is reduced is the attack time. When the volume falls below Lth, the boost level is increased up to the setting value. The speed at which the boost level is increased is the release time. $A5 commands (when Data 2 D3 = 1, D2 = 1) (preset: $A5C000) Command A5 (Bass boost) Data 1 D3 0 D2 1 D1 0 D0 1 D3 1 Data 2 D2 1 D1 COMP ON D0 0 D3 0 Data 3 D2 0 D1 0 D0 0 D3 0 Data 4 D2 0 D1 1 D0 0 Data 5 D3 0 COMP ON: D2 0 D1 0 D0 PDM INV PDM INV: This bit sets the compressor on/off. When 0, the compressor is off. (default) When 1, the compressor is on. This bit sets the DAC block PDM signal polarity. (The HP circuit polarity is also set at the same time.) When 0, the polarity is set to non-inverted. (default) When 1, the polarity is set to inverted. - 57 - CXD3027R $A7 commands (preset: $A7200) Command A7 (Shock-proof memory setting) SL XQOK: Data 1 D3 0 D2 1 D1 1 D0 1 D3 Data 2 D2 D1 D0 D3 Data 3 D2 D1 D0 D3 0 Data 4 D2 D1 D0 REF REF SL SL GTOP NOLIM SPSL READ2 SEL ON XQOK XWRE CHECK WDCK COM MSL2 MSL1 MSL0 This bit sets the XQOK control mode. When 0, XQOK should be controlled for the period from when SCOR goes high until GRSCOR goes high. (default) When 1, XQOK should be controlled for the period while GRSCOR is high. SL XWRE: This bit sets the XWRE control mode. When 0, XWRE should be controlled for the period from when SCOR goes high until GRSCOR goes high. (default) When 1, XWRE should be controlled for the period while GRSCOR is high. GTOP CHECK: This bit controls GRSCOR generation when GTOP is high. When 0, the GRSCOR generation circuit is not resynchronized even when GTOP is high. When 1, the GRSCOR generation circuit is resynchronized when GTOP goes high. (default) NOLIM WDCK: Always set to 1. SPSL COM: This bit sets whether to control XQOK, XWRE and XRDE with pins or serial data. When 0, XQOK, XWRE and XRDE should be controlled with pins. (default) When 1, XQOK, XWRE and XRDE should be controlled with serial data ($A8). READ2: This bit sets the audio data readout speed from the shock-proof memory controller block. When 0, Data is read out at normal speed. (default) When 1, Data is read out at double speed. REF SEL: This bit sets the DRAM refresh rate. When 0, refresh is performed 2048 times/46.44ms. (default) When 1, refresh is performed 2048 times/23.22ms. REF ON: This bit sets the DRAM refresh function on/off. When 0, the refresh function is off. (default) When 1, the refresh function is on. MSL2 to MSL0: These bits set the DRAM area that can be accessed from the microcomputer. MSL2 0 0 0 0 1 1 1 1 MSL1 0 0 1 1 0 0 1 1 MSL0 0 1 0 1 0 1 0 1 DRAM area that can be accessed from the microcomputer The entire DRAM area can be used as audio data. 32K bits 64K bits 128K bits 256K bits 512K bits 1M bits 2M bits : preset - 58 - CXD3027R $A8 commands (preset: $A8F8) Command A8 (Shock-proof memory control) Data 1 D3 1 D2 0 D1 0 D0 0 D3 Data 2 D2 D1 D0 D3 XSOEO 2 Data 3 D2 0 D1 0 D0 SDTO OUT D3 Data 4 D2 D1 D0 XQOK XWRE XRDE XSOEO XQOK, XWRE, XRDE: When $A7 command SPSL COM = 1, XQOK, XWRE and XRDE are controlled with serial data. XSOEO: This bit controls the serial data from the shock-proof block. Shock-proof block data is loaded to the serial readout register by detecting the falling edge of XSOEO. XSOEO2: This bit is used when the microcomputer reads data from the DRAM. The shock-proof memory controller block loads the data from the DRAM to the serial readout register by detecting the fall of XSOEO2. SDTO OUT: This bit is used to output serial data from the shock-proof block to the SQSO pin. When 0, various signals are output from the SQSO pin. For details on these signals, see $8X commands SOCT1, SOCT0 and TXOUT. (default) When 1, the shock-proof block serial data is output from the SQSO pin. - 59 - CXD3027R $A9 commands (preset: $A90000) Command (DOUT subcode-Q setting) Data 1 D3 1 D2 0 D1 0 D0 1 D3 Data 2 D2 D1 D0 D3 0 Data 3 D2 0 D1 0 D0 0 D3 Data 4 D2 D1 D0 A9 SubQA SubQA SubQA SubQA 3 2 1 0 Data 5 D3 D2 D1 D0 SubQD SubQD SubQD SubQD 7 6 5 4 Data 7 Data 6 D3 D2 D1 D0 D3 D2 D1 D0 SubQD SubQD SubQD SubQD 3 2 1 0 SubQA3 to SubQA0, SubQD7 to SubQD0: These bits set the Ubit inside the DOUT generation circuit in the DAC block. Note that these bits have no effect on the DOUT generation circuit in the CD DSP block. SubQA3 SubQA2 SubQA1 SubQA0 SubQD7 SubQD6 SubQD5 SubQD4 SubQD3 SubQD2 SubQD1 SubQD0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 Q1 Q9 Q17 Q25 Q33 Q41 Q49 Q57 Q65 Q73 Q2 Q10 Q18 Q26 Q34 Q42 Q50 Q58 Q66 Q74 Q3 Q11 Q19 Q27 Q35 Q43 Q51 Q59 Q67 Q75 Q4 Q12 Q20 Q28 Q36 Q44 Q52 Q60 Q68 Q76 Q5 Q13 Q21 Q29 Q37 Q45 Q53 Q61 Q69 Q77 Q6 Q14 Q22 Q30 Q38 Q46 Q54 Q62 Q70 Q78 0 Q7 Q15 Q23 Q31 Q39 Q47 Q55 Q63 Q71 Q79 0 Q8 Setting contents Control, address Q16 Movement number Q24 INDEX number Q32 Q40 Q48 Elapsed time within a movement (minutes) Elapsed time within a movement (seconds) Elapsed time within a movement (frames) Q56 (Set to 0.) Q64 Absolute time (minutes) Q72 Absolute time (seconds) Q80 Absolute time (frames) 0 (Control command) DON DCL DUP1 DUP0 DLD DON: This bit sets the Ubit output on/off inside the DOUT generation circuit in the DAC block. When 0, Ubit is not output. (default) When 1, Ubit is output. DCL: This bit clears the elapsed time within a movement to 0. The elapsed time is cleared to 0 at the falling edge of DCL (DCL = 1 0). (default: DCL = 1) DUP1: This bit sets the absolute time counter operate/stop. When 0, the absolute time counter is stopped. (default) When 1, the absolute time counter operates. DUP0: This bit sets the elapsed time within a movement counter operate/stop. When 0, the elapsed time within a movement counter is stopped. (default) When 1, the elapsed time within a movement counter operates. DLD: This bit is used when setting the INDEX number, elapsed time within a movement, and absolute time. When 0, the settings cannot be changed. (default) When 1, the settings can be changed. Note that 0 is output for the INDEX number, elapsed time within a movement, and absolute time while DLD = 1. The control, address and movement number settings can be changed regardless of the DLD setting. - 60 - CXD3027R $A9 commands (preset: $A9E00000) Command A9E (DRAM I/F) Data 1 D3 1 D2 0 D1 0 D0 1 D3 1 Data 2 D2 1 D1 1 D0 0 D3 1 Data 3 D2 D1 D0 0 D3 Data 4 D2 D1 D0 DRWR DRADR DRD15 DRD14 DRD13 DRD12 Data 5 D3 D2 D1 D0 D3 Data 6 D2 D1 D0 D3 Data 7 D2 D1 D0 DRD11 DRD10 DRD9 DRD8 DRD7 DRD6 DRD5 DRD4 DRD3 DRD2 DRD1 DRD0 This bit sets write/read for access from the microcomputer to the DRAM. When 0, the read from DRAM mode is set. (default) When 1, the write to DRAM mode is set. DRADR: This bit sets the address control method for access from the microcomputer to the DRAM. When 0, relative address control is set. (default) When 1, absolute address control is set. DRD15 to DRD0: These bits set the data to be written to the DRAM for access from the microcomputer to the DRAM. DRWR: $A9 commands (preset: $A9F00000) Command A9F (DRAM I/F) Data 1 D3 1 D2 0 D1 0 D0 1 D3 1 Data 2 D2 1 D1 1 D0 1 D3 Data 3 D2 D1 D0 D3 Data 4 D2 D1 D0 DADR19 DADR18 DADR17 DADR16 DADR15 DADR14 DADR13 DADR12 Data 5 D3 D2 D1 D0 D3 Data 6 D2 D1 D0 D3 Data 7 D2 D1 D0 DADR11 DADR10 DADR9 DADR8 DADR7 DADR6 DADR5 DADR4 DADR3 DADR2 DADR1 DADR0 DADR19 to DADR0: These bits set the DRAM address for access from the microcomputer to the DRAM. - 61 - CXD3027R $AA commands (preset: $AA004) Command AA (Compression setting) ADPON: Data 1 D3 1 D2 0 D1 1 D0 0 D3 Data 2 D2 D1 D0 0 D3 0 Data 3 D2 0 D1 0 D0 0 D3 0 Data 4 D2 GRSEL D1 0 D0 0 ADPON BITSL1 BITSL0 This bit sets audio data compressed/uncompressed. When 0, the audio data uses uncompressed mode. (default) When 1, the audio mode is compressed mode. BITSL1, BITSL0: These bits set the audio data compression mode. BITSL1 0 0 1 BITSL0 0 1 0 Compression mode 4 bits 6 bits 8 bits : preset GRSEL: This bit selects the GRSCOR signal output. Note that GRSCOR is output from the WDCK pin when $8 command SCOR SEL = 1. When 0, the GRSCOR signal generated by the CD DSP block is output. When 1, the GRSCOR signal is output at the timing used inside the shock-proof memory controller block. (default) $AB commands (preset: $AB000000) Data 1 Command AB D3 1 D2 0 D1 1 D0 1 D3 ARDTEN Data 2 D2 1 D1 1 D0 1 D3 1 Data 3 D2 0 D1 1 D0 0 D3 0 Data 4 D2 0 D1 1 D0 0 (EFM playability enhancement setting) Data 5 D3 1 D2 0 D1 0 D0 0 D3 0 Data 6 D2 0 D1 0 D0 0 D3 1 Data 7 D2 0 D1 0 D0 0 ARDTEN: This is the EFM playability enhancement setting. When 0, the EFM playability enhancement function is off. When 1, the EFM playability enhancement function is on. Set this command in the condition when a disc is not being played back. - 62 - CXD3027R $AC commands (preset: $AC0C0) Data 1 Command (Sync expansion specification) Data 2 D0 0 D3 AVW D2 0 D1 D0 D3 Data 3 D2 D1 D0 D3 0 Data 4 D2 0 D1 0 D0 0 D3 1 D2 1 D1 0 AC SFP5 SFP4 SFP3 SFP2 SFP1 SFP0 AVW: This bit sets the sync protection window width automatic expansion function. When 0, the sync protection window width automatic expansion function is off. When 1, the sync protection window width automatic expansion function is on. This setting is not affected by the sync forward protection times setting SFP5 to 0. The sync protection window width (6 channel clocks when WSEL = 0, 26 channel clocks when WSEL = 1) is widened 32 channel clocks at a time each time a sync mark is inserted during the interval from the 16th forward protection until GFS goes high. When the maximum window width is reached (when the window width exceeds 588 channel clocks), GTOP goes high. SFP5 to SFP0: These bits set the frame sync forward protection times. The setting range is from 1 to 3F (h). For details on frame sync protection, see "4-2. Frame Sync Protection". Part of this command bit register is also used by $C SFP3 to SFP0. Of $AC SFP3 to SFP0 or $C SFP3 to SFP0, the command bit setting made last is valid. When using an existing status, set the value with $C SFP5 to SFP0. When using the $AC commands, set $AC SFP3 to SFP0 to the value set by $C SFP3 to SFP0. - 63 - CXD3027R $AD commands (preset: $AD00) Data 1 Command AD (Sleep setting) ADCPS: D3 1 D2 1 D1 0 D0 1 D3 ADCPS Data 2 D2 D1 D0 D3 Data 3 D2 D1 D0 0 D3 Data 4 D2 D1 D0 DSP DSSP ASYM ESP LPF DSUB SLEEP SLEEP SLEEP SLEEP SLEEP SLEEP This bit sets the operating mode of the DSSP block A/D converter. When 0, the operating mode of the DSSP block A/D converter is set to normal. (default) When 1, the operating mode of the DSSP block A/D converter is set to power saving. DSP SLEEP: This bit sets the operating mode of the DSP block. When 0, the DSP block operates normally. (default) When 1, the DSP block clock is stopped. This makes it possible to reduce power consumption. DSSP SLEEP: This bit sets the operating mode of the DSSP block. When 0, the DSSP block operates normally. (default) When 1, the DSSP block clock is stopped. In addition, the A/D converter and operational amplifier in the DSSP block are set to standby mode. This makes it possible to reduce power consumption. ASYM SLEEP: This bit sets the operating mode of the asymmetry correction circuit and VCO1/VCO2. When 0, the asymmetry correction circuit and VCO1/VCO2 operate normally. (default) When 1, the operational amplifier in the asymmetry correction circuit is set to standby mode. In addition, the multiplier PLL VCO1 and wide-band PLL VCO2 oscillation are stopped. This makes it possible to reduce power consumption. ESP SLEEP: This bit sets the operating mode of the shock-proof memory controller block. When 0, the shock-proof memory controller block operates normally. (default) When 1, the shock-proof memory controller block clock is stopped. This makes it possible to reduce power consumption. LPF SLEEP: This bit sets the operating mode of the analog low-pass filter block. When 0, the analog low-pass filter block operates normally. When 1, the analog low-pass filter block is set to standby mode. (default) This makes it possible to reduce power consumption. DSUB SLEEP: This bit sets the operating mode of the Ubit generation block inside the DOUT generation circuit in the DAC block. This setting has no effect on the DOUT generation circuit in the CD DSP block. When 0, the Ubit generation block operates normally. (default) When 1, The clock for the Ubit generation block inside the DOUT generation circuit in the DAC block is stopped. This makes it possible to reduce power consumption. Also, in this case Ubit is set to 0. The DAC block clock can be stopped by setting $A5 command PWDN (when Data 2 D3 = 0, D2 = 1). - 64 - CXD3027R $AE commands (preset: $AE0) Data 1 Command AE (Variable pitch setting) D3 1 D2 1 D1 1 D0 0 D3 Data 2 D2 D1 0 D0 0 D3 Data 3 D2 D1 D0 D3 Data 4 D2 D1 D0 VARI VARI ON USE Command bit VARION = 0 VARION = 1 Processing Variable pitch mode is off. (The internal clock uses the crystal reference.) Variable pitch mode is on. (The internal clock uses the VCO2 reference.) Command bit VARIUSE = 0 VARIUSE = 1 Processing Set VARIUSE = 0 when not using variable pitch mode. Set VARIUSE = 1 when using variable pitch mode. See "$DX commands" for the variable pitch range and example of use. - 65 - CXD3027R $AF commands (preset: $AF8000) Data 1 Command AF (Spindle servo setting) D3 1 D2 1 D1 1 D0 1 D3 Data 2 D2 D1 D0 D3 Data 3 D2 D1 D0 0 D3 Data 4 D2 D1 0 D0 MDP CTL4 SYG3 SYG2 SYG1 SYG0 MDP MDP LPWR2 EA EA EA EA OUTSL1 OUTSL0 MDS MDP CTL UP Data 5 D3 D2 D1 D0 MDP MDP MDP MDP CTL3 CTL2 CTL1 CTL0 SYG3EA to SYG0EA: These bits set the spindle drive output gain. However, this is valid only in CLV-N mode. SYG3EA SYG2EA SYG1EA SYG0EA 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 GAIN 0 (- dB) 0.125 (-18.1dB) 0.250 (-12.0dB) 0.375 (-8.5dB) 0.500 (-6.0dB) 0.625 (-4.1dB) 0.750 (-2.5dB) 0.875 (-1.2dB) 1.000 (0.0dB) 1.125 (+1.0dB) 1.250 (+1.9dB) 1.375 (+2.8dB) 1.500 (+3.5dB) 1.625 (+4.2dB) 1.750 (+4.9dB) 1.875 (+5.5dB) : preset MDP OUTSL1, MDP OUTSL0: These bits set the spindle drive output method. MDP OUTSL1 MDP OUTSL0 0 1 0 0 0 1 Spindle drive output Ternary output from the MDP pin Binary output from the MDS and MDP pins Command-based MDP and MDS output control : preset - 66 - CXD3027R The low output (brake pulse) of the MDP pin can be masked. When 0, binary output is high or low output, and ternary output is high, low or high impedance output. (default) When 1, high or high impedance is output. This makes it possible to mask the brake pulse. MDS CTL: This bit sets the PWM output polarity according to the setting from the microcomputer. (valid when MDPOUTSL1 = 0 and MDPOUTSL0 = 1) When 0, the MDS pin output is set low. When 1, the MDS pin output is set high. MDP UP: This bit switches the MDP pin according to the setting from the microcomputer. (valid when MDPOUTSL1 = 0 and MDPOUTSL0 = 1) When 0, the MDP pin output is set to PWM output. When 1, the MDP pin output is set high. MDP CTL4 to MDP CTL0: These bits set the PWM output value according to the setting from the microcomputer. (valid when MDPOUTSL1 = 0 and MDPOUTSL0 = 1) The carrier frequency is 176.4kHz. (88.2kHz when set to quasi-double speed) At the minimum value (MDP CTL4 to MDP CTL0 = 0), the MDP pin output is set low. At the maximum value (MDP CTL4 to MDP CTL0 = 1F (h)), the MDP pin output is set high for 31/32 intervals. Note that when $AF command MDP UP = 1, the MDP pin output is set high regardless of the MDP CTL4 to MDP CTL0 setting value. Command-based MDP and MDS output control (MDPOUTSL1 = 0, MDPOUTSL0 = 1) (1) Timing Chart 1 LPWR2 = 0, MDPUP = 0, MDPCTL4 to 0 = 10 (hex) 5.67s (176kHz) LPWR2: MDP The MDP waveform ratio is set by MDP CTL4 to MDP CTL0. When MDP CTL4 to MDP CTL0 = 10 (h), 10 (h)/20 (h) intervals are high. (2) Timing Chart 2 LPWR2 = 0, MDPUP = 1, MDPCTL4 to 0 = 10 (hex) H MDP When MDPUP = 1, MDP is fixed high regardless of MDP CTL4 to MDP CTL0. (3) Timing Chart 3 LPWR2 = 1, MDPUP = 0, MDPCTL4 to 0 = 10 (hex) MDP Z When LPWR2 = 1, the low output of MDP binary output becomes high impedance. - 67 - CXD3027R $BX commands This command sets the traverse monitor count. Data 1 Command Traverse monitor count setting Data 2 Data 3 Data 4 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 D3 D2 D1 D0 215 214 213 212 211 210 29 28 27 26 25 24 23 22 21 20 * When the set number of tracks are counted during fine search, the sled control for the traverse cycle control goes off. * The traverse monitor count is set to monitor the traverse status using the SENS outputs COMP and COUT. The monitor output is set as follows. Data 5 D3 0 D2 0 D1 D0 D3 Data 6 D2 MD2 D1 0 D0 0 Command Traverse monitor count setting MTSL1 MTSL0 ASYE Command bit MTSL1 0 0 1 1 MTSL0 0 1 0 1 XUGF MINT0 RFCK C4M Output data XPCK MNT1 XPCK FSTO GFS MNT2 XROF GFS C2PO MNT3 GTOP C2PO However, the $39 command SRO1 must be set to 0. Command bit ASYE = 1 ASYE = 0 Asymmetry is on. Asymmetry is off. Processing Command bit MD2 = 0 MD2 = 1 Digital Out on/off control. Off when 0. Digital Out on/off control. On when 1. Processing - 68 - CXD3027R $CX commands Data 1 Command D3 D2 D1 D0 D3 D2 D1 D0 Gain Gain Gain Gain Gain Gain Spindle servo PCC1 PCC0 coefficient setting MDP1 MDP0 MDS1 MDS0 DCLV1 DCLV0 CLV CTRL ($DX) Gain CLVS Data 2 * CLVS mode gain setting: GCLVS Gain MDS1 0 0 0 0 1 1 Gain MDS0 0 0 1 1 0 0 Gain CLVS 0 1 0 1 0 1 GCLVS -12dB -6dB -6dB 0dB 0dB +6dB * CLVP mode gain setting: GMDP: GMDS Gain MDP1 0 0 1 Gain MDP0 0 1 0 GMDP -6dB 0dB +6dB Gain MDS1 0 0 1 Gain MDS0 0 1 0 GMDS -6dB 0dB +6dB * DCLV overall gain setting: GDCLV Gain DCLV1 0 0 1 Gain DCLV0 0 1 0 GDCLV 0dB +6dB +12dB Command bit PCC1 0 0 1 1 PCC0 0 1 0 1 The VPCO signal is output. Processing The VPCO pin output is high impedance. The VPCO pin output is low. The VPCO pin output is high. * This command controls the VPCO pin signal. The VPCO output can be controlled with this setting. - 69 - CXD3027R Data 3 Command Spindle servo coefficient setting D3 D2 D1 D0 D3 Data 4 D2 D1 D0 SFP3 SFP2 SFP1 SFP0 SRP3 SRP2 SRP1 SRP0 Command bit SFP3 to 0 Processing Sets the number of frame sync forward protection times. The setting range is from 1 to F (h). Command bit SRP3 to 0 Processing Sets the number of frame sync backward protection times. The setting range is from 1 to F (h). See "4-2. Frame Sync Protection" regarding frame sync protection. * The CXD3027R can serially output the 40 bits (10 BCD codes) of error rate data selected by EDC7 to EDC0 from the SQSO pin and monitor this data using a microcomputer. In order to output error rate data, set $C commands for C1 and C2 individually, and set $8 commands SOCT0 and SOCT1 to 1. Then, the data can be read out from the SQSO pin by sending 40 SQCK pulses. Command Data 5 D3 D2 D1 D0 D3 Data 6 D2 D1 D0 Spindle servo EDC7 EDC6 EDC5 EDC4 EDC3 EDC2 EDC1 EDC0 coefficient setting - 70 - CXD3027R Error rate monitor commands Command bit EDC7 = 0 EDC6 EDC5 EDC4 EDC3 EDC2 EDC1 EDC0 EDC7 = 1 EDC6 EDC5 EDC4 EDC3 EDC2 EDC1 EDC0 Processing The [No C1 errors, pointer reset] count is output when 1. The [One C1 error corrected, pointer reset] count is output when 1. The [No C1 errors, pointer set] count is output when 1. The [One C1 error corrected, pointer set] count is output when 1. The [Two C1 errors corrected, pointer set] count is output when 1. The [C1 correction impossible, pointer set] count is output when 1. 7350-frame count cycle mode1 when 0. 73500-frame count cycle mode2 when 1. The [No C2 errors, pointer reset] count is output when 1. The [One C2 error corrected, pointer reset] count is output when 1. The [Two C2 errors corrected, pointer reset] count is output when 1. The [Three C2 errors corrected, pointer reset] count is output when 1. The [Four C2 errors corrected, pointer reset] count is output when 1. The [C2 correction impossible, pointer copy] count is output when 1. The [C2 correction impossible, pointer set] count is output when 1. 1 The values selected by C1 (EDC1 to EDC6) and C2 (EDC0 to EDC6) are added to C1 and C2, respectively, and output every 7350 frames. 2 The values selected by C1 (EDC1 to EDC6) and C2 (EDC0 to EDC6) are added to C1 and C2, respectively, and output every 73500 frames. $DX commands Data 1 Command CLV CTRL D3 0 D2 TB D1 TP D0 Gain CLVS See "$CX commands". Command bit TB = 0 TB = 1 TP = 0 TP = 1 Description Bottom hold at a cycle of RFCK/32 in CLVS mode. Bottom hold at a cycle of RFCK/16 in CLVS mode. Peak hold at a cycle of RFCK/4 in CLVS mode. Peak hold at a cycle of RFCK/2 in CLVS mode. Command CLV CTRL Data 2 D3 VP7 D2 VP6 D1 VP5 D0 VP4 D3 VP3 Data 3 D2 VP2 D1 VP1 D0 VP0 D3 VP CTL1 Data 4 D2 VP CTL0 D1 0 D0 0 - 71 - CXD3027R The settings in CAV-W mode are as follows. Command bit VP0 to 7 Sets the spindle rotational velocity. Processing Command bit VPCTL1 0 0 1 1 VPCTL0 0 1 0 1 Processing The setting of VP0 to VP7 is multiplied by 1. The setting of VP0 to VP7 is multiplied by 2. The setting of VP0 to VP7 is multiplied by 3. The setting of VP0 to VP7 is multiplied by 4. The above setting should be 0, 0 except for the CAV-W operating mode. The rotational velocity R of the spindle can be expressed with the following equation. R= 256 - n x1 32 R: Relative velocity at normal speed = 1 n: VP0 to VP7 setting value 1: Multiple set by VPCTL0, 1 Description Playback at half (normal) speed to Playback at normal (double) speed to Playback at (quadruple) speed Command bit VP0 to 7 = F0 (H) : VP0 to 7 = E0 (H) : VP0 to 7 = C0 (H) Notes) 1. Values when crystal is 16.9344MHz and XTSL is low or when crystal is 33.8688MHz and XTSL is high. 2. Values in parentheses are for when DSPB is 1. 4 3.5 3 2.5 2 1.5 1 0.5 P DS B= 1 R - Relative velocity [multiple] = DSPB 0 F0 E0 VP0 to VP7 setting value [h] D0 C0 - 72 - CXD3027R The settings in variable pitch mode are as follows. Command bit Processing VPCTL1 to VPCTL0, Sets the pitch for variable pitch mode. VP7 to VP0 The pitch setting can be expressed with the following equation. P= -n 10 [%] P: Pitch setting value n: VPCTL1 and VPCTL0, VP7 to VP0 setting value (two's complement, VPCTL1 = sign bit) Command bit VPCTL1 VPCTL0 VP7 to 0 00 (H) 1 0 : FF (H) 00 (H) 1 1 : FF (H) 00 (H) 0 0 : FF (H) 00 (H) 0 1 : E7 (H) Pitch setting value [%] +51.2 to +25.7 +25.6 to +0.1 0.0 to -25.5 -25.6 to -48.7 Command setting example $D60080 : $D6FF80 $D600C0 : $D6FFC0 $D60000 : $D6FF00 $D60040 : $D6E740 The pitch setting range is from -48.7 to +51.2%. The plus pitch setting should not exceed the playback speed given in the Recommended Operating Conditions. An example of variable pitch mode commands is shown below. $EX001 (Sets INV VPCO = 1.) $AE4 (Setting to enable variable pitch mode.) $AEC (Turns on variable pitch mode. The internal clock uses the VCO2 reference.) $D60A00 (Sets the pitch to -1.0%.) $D60000 (Sets the pitch to 0.0%.) $AE4 (Turns off variable pitch mode. The internal clock uses the crystal reference.) - 73 - CXD3027R $EX commands Data 1 Command SPD mode D3 CM3 D2 CM2 D1 CM1 D0 D3 Data 2 D2 D1 D0 D3 Data 3 D2 D1 D0 CM0 EPWM SPDC ICAP SFSL VC2C HIFC LPWR VPON Command bit CM3 0 1 1 CM2 0 0 0 CM1 0 0 1 CM0 0 0 0 Mode STOP KICK BRAKE Spindle stop mode.1 Spindle forward rotation mode.1 Spindle reverse rotation mode. Valid only when LPWR = 0 in any mode.1 Rough servo mode. When the RF-PLL circuit isn't locked, this mode is used to pull the disc rotations within the RFPLL capture range. PLL servo mode. Automatic CLVS/CLVP switching mode. Used for normal playback. Description 1 1 0 1 1 1 1 1 1 0 1 0 CLVS CLVP CLVA 1 See Timing Charts 1-6 to 1-29. In the digital CLV servo, the sampling frequency of the internal digital filter is switched simultaneously with the switching of CLVP/CLVS. Then, the CLVS mode cut-off frequency fc is 70Hz when $D command TB = 0 or 140Hz when $D command TB = 1. Spindle control can be set to the ternary output of only MDP or the binary outputs of MDP and MDS by $AF commands MDPOUTSL1 and MDPOUTSL0. Command bit EPWM SPDC ICAP SFSL VC2C HIFC LPWR VPON 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 Mode INV VPCO 0 1 0 0 0 1 CLV-N CLV-N CLV-W Description Crystal reference CLV servo. VCO2 reference CLV servo. Used for playback in CLV-W mode.2 CAV-W Spindle control with VP0 to VP7. CAV-W Spindle control with the external PWM. VCO-C VCO control3 2 Figs. 3-1 and 3-2 show the control flow with the microcomputer software in CLV-W mode. 3 Fig. 3-3 shows the control flow with the microcomputer software in VCO-C mode. - 74 - CXD3027R Mode LPWR LPWR2 Command KICK Timing chart - Ternary output 1-6 (a) 1-6 (b) 1-6 (c) 1-7 (a) 1-7 (b) 1-7 (c) 1-8 (a) 1-8 (b) 1-8 (c) 1-9 (a) 1-9 (b) 1-9 (c) 1-10 (a) 1-10 (b) 1-10 (c) Timing chart - Binary output 1-18 (a) 1-18 (b) 1-18 (c) 1-19 (a) 1-19 (b) 1-19 (c) 1-20 (a) 1-20 (b) 1-20 (c) 1-21 (a) 1-21 (b) 1-21 (c) 1-22 (a) 1-22 (b) 1-22 (c) CLV-N 0 0 BRAKE STOP KICK 0 CLV-W 1 0 BRAKE STOP KICK 0 BRAKE STOP KICK 0 CAV-W 1 0 BRAKE STOP KICK 0 BRAKE STOP Mode CLV-N CLV-W LPWR 0 0 1 0 1 LPWR2 0 0 Timing chart - Ternary output 1-11 1-12 1-13 1-14 (EPWM = 0) Timing chart - Binary output 1-23 1-24 1-25 1-26 (EPWM = 0) 1-27 (EPWM = 0) 1-28 (EPWM = 1) 1-29 (EPWM = 1) CAV-W 0 1 0 1-15 (EPWM = 0) 1-16 (EPWM = 1) 1-17 (EPWM = 1) - 75 - CXD3027R Mode LPWR LPWR2 Command KICK Timing chart - Ternary output 1-8 (a) 1-8 (b) 1-8 (c) 1-8 (a) 1-8 (b) 1-8 (c) 1-10 (a) 1-10 (b) 1-10 (c) 1-10 (a) 1-10 (b) 1-10 (c) Timing chart - Binary output 1-30 (a) 1-30 (b) 1-30 (c) 1-31 (a) 1-31 (b) 1-31 (c) 1-32 (a) 1-32 (b) 1-32 (c) 1-33 (a) 1-33 (b) 1-33 (c) 0 CLV-W 1 1 BRAKE STOP KICK 1 BRAKE STOP KICK 0 CAV-W 1 1 BRAKE STOP KICK 1 BRAKE STOP Mode CLV-W LPWR 0 1 0 1 LPWR2 1 Timing chart - Ternary output 1-13 1-13 1-15 (EPWM = 0) Timing chart - Binary output 1-34 1-35 1-36 (EPWM = 0) 1-37 (EPWM = 0) 1-38 (EPWM = 1) 1-39 (EPWM = 1) CAV-W 0 1 1 1-15 (EPWM = 0) 1-17 (EPWM = 1) 1-17 (EPWM = 1) Data 4 Command SPD mode D3 Gain CAV1 D2 Gain CAV0 D1 0 D0 INV VPCO See page 75. Gain CAV1 0 0 1 1 Gain CAV0 0 1 0 1 Gain 0dB -6dB -12dB -18dB Note) The Gain CAV1, 0 commands are invalid for spindle control with the external PWM. * This sets the gain when controlling the spindle with VP7 to VP0 in CAV-W mode. - 76 - Timing Chart 1-3 LRCK 48 bit slot WDCK CDROM = 0 - 77 - Rch 16-bit C2 Pointer C2 Pointer for lower 8 bits C2 Pointer for upper 8 bits Rch C2 Pointer C2PO Lch 16-bit C2 Pointer If C2 Pointer = 1, data is NG CDROM = 1 C2 Pointer for lower 8 bits C2PO C2 Pointer for upper 8 bits Lch C2 Pointer CXD3027R Timing Chart 1-4 750ns to 120s 3 80 81 96 1 2 SQCK SQSO CRCF D0 15-bit peak-data Absolute value display, LSB first D1 D2 D3 D4 D5 D6 D13 D14 L/R Sub Q Data See "Sub Code Interface" Peak data L/R flag 2 3 1 2 3 - 78 - 96 clock pulses L/R CRCF 16 bits R/L Peak data of this section 1 WFCK 96 clock pulses SQCK SQSO CRCF 96 bits data Hold section Level Meter Timing CXD3027R Timing Chart 1-5 1 1 2 2 3 3 WFCK 96 clock pulses 96 clock pulses SQCK - 79 - CRCF Measurement CRCF CRCF Measurement Measurement Peak Meter Timing CXD3027R CXD3027R Ternary output from MDP pin ($AF MDPOUTSL1 = 0, MDPOUTSL0 = 0) Timing Chart 1-6 CLV-N mode LPWR = 0, LPWR2 = 0 KICK H MDP Z (a) KICK MDP L (b) BRAKE Z MDP Z BRAKE STOP (c) STOP Timing Chart 1-7 CLV-W mode (when following the spindle rotational velocity) LPWR = 0, LPWR2 = 0 KICK H Z (a) KICK Z MDP L (b) BRAKE MDP Z BRAKE STOP MDP (c) STOP Timing Chart 1-8 CLV-W mode (when following the spindle rotational velocity) LPWR = 1, LPWR2 = 0 KICK H Z (a) KICK BRAKE STOP MDP MDP Z MDP Z (b) BRAKE (c) STOP Timing Chart 1-9 CAV-W mode LPWR = 0, LPWR2 = 0 KICK H MDP MDP L (b) BRAKE MDP Z BRAKE STOP (a) KICK (c) STOP Timing Chart 1-10 CAV-W mode LPWR = 1, LPWR2 = 0 KICK H MDP (a) KICK Z (b) BRAKE MDP Z (c) STOP BRAKE STOP MDP - 80 - CXD3027R Timing Chart 1-11 CLV-N mode LPWR = 0, LPWR2 = 0 n * 236 (ns) n = 0 to 31 Acceleration MDP Z Deceleration 132kHz 7.6s Timing Chart 1-12 CLV-W mode LPWR = 0, LPWR2 = 0 Acceleration MDP Z Deceleration 264kHz 3.8s Timing Chart 1-13 CLV-W mode LPWR = 1, LPWR2 = 0 Acceleration MDP Z 264kHz 3.8s The BRAKE pulse is masked when LPWR = 1. Timing Chart 1-14 CAV-W mode EPWM = LPWR = 0, LPWR2 = 0 Acceleration MDP Z Deceleration 264kHz 3.8s Timing Chart 1-15 CAV-W mode EPWM = 0, LPWR = 1, LPWR2 = 0 Acceleration MDP Z 264kHz 3.8s The BRAKE pulse is masked when LPWR = 1. - 81 - CXD3027R Timing Chart 1-16 CAV-W mode EPWM = 1, LPWR = 0, LPWR2 = 0 H PWMI L H MDP L Acceleration Deceleration Timing Chart 1-17 CAV-W mode EPWM = LPWR = 1, LPWR2 = 0 H PWMI L H MDP Z Acceleration The BRAKE pulse is masked when LPWR = 1. Binary output from MDP and MDS pins ($AF MDPOUTSL1 = 1, MDPOUTSL0 = 0) Timing Chart 1-18 CLV-N mode LPWR = 0, LPWR2 = 0 KICK H MDS MDS L MDS BRAKE STOP H MDP L (a) KICK MDP H MDP L (b) BRAKE (c) STOP L Timing Chart 1-19 CLV-W mode (when following the spindle rotational velocity) LPWR = 0, LPWR2 = 0 KICK H BRAKE STOP MDS MDS L MDS H MDP L (a) KICK MDP H MDP L (b) BRAKE (c) STOP L - 82 - CXD3027R Timing Chart 1-20 CLV-W mode (when following the spindle rotational velocity) LPWR = 1, LPWR2 = 0 KICK H BRAKE STOP MDS MDS MDS H MDP L MDP L MDP L Timing Chart 1-21 CAV-W mode LPWR = 0, LPWR2 = 0 KICK H BRAKE STOP MDS MDS L MDS H MDP MDP H MDP L (a) KICK (b) BRAKE (c) STOP Timing Chart 1-22 CAV-W mode LPWR = 1, LPWR2 = 0 KICK H MDS MDS MDS BRAKE STOP MDP H MDP L (b) BRAKE MDP L (c) STOP (a) KICK - 83 - CXD3027R Timing Chart 1-23 CLV-N mode LPWR = 0, LPWR2 = 0 MDS Acceleration MDP 132kHz 7.6s Output waveforms with DCLV = 1 n * 236 (ns) n = 0 to 31 Deceleration Timing Chart 1-24 CLV-W mode LPWR = 0, LPWR2 = 0 MDS Acceleration MDP Deceleration L 264kHz 3.8s Output waveforms with DCLV = 1 Timing Chart 1-25 CLV-W mode LPWR = 1, LPWR2 = 0 MDS H Acceleration MDP L 264kHz 3.8s Output waveforms with DCLV = 1 The BRAKE pulse is masked when LPWR = 1. Timing Chart 1-26 CAV-W mode EPWM = 0, LPWR = 0, LPWR2 = 0 Acceleration MDP Deceleration L 264kHz 3.8s MDS L - 84 - CXD3027R Timing Chart 1-27 CAV-W mode EPWM = 0, LPWR=1, LPWR2 = 0 Acceleration MDP L 264kHz 3.8s The BRAKE pulse is masked when LPWR = 1. H MDS Timing Chart 1-28 CAV-W mode EPWM = 1, LPWR = 0, LPWR2 = 0 H PWMI L H Acceleration MDS L Deceleration H MDP Timing Chart 1-29 CAV-W mode EPWM = 1, LPWR = 1, LPWR2 = 0 H PWMI L H MDS H MDP Acceleration - 85 - CXD3027R Timing Chart 1-30 CLV-W mode (when following the spindle rotational velocity) LPWR = 0, LPWR2 = 1 KICK H MDS MDS L MDS BRAKE STOP MDP H Z MDP H Z MDP Z (a) KICK (b) BRAKE (c) STOP Timing Chart 1-31 CLV-W mode (when following the spindle rotational velocity) LPWR = 1, LPWR2 = 1 KICK H BRAKE STOP MDS MDS MDS MDP H Z (a) KICK MDP Z (b) BRAKE MDP Z (c) STOP Timing Chart 1-32 CAV-W mode LPWR = 0, LPWR2 = 1 KICK H BRAKE STOP MDS MDS L MDS H MDP MDP H MDP Z (c) STOP (a) KICK (b) BRAKE Timing Chart 1-33 CAV-W mode LPWR = 1, LPWR2 = 1 KICK H BRAKE STOP MDS MDS MDS MDP H MDP Z (b) BRAKE MDP Z (c) STOP (a) KICK - 86 - CXD3027R Timing Chart 1-34 CLV-W mode LPWR = 0, LPWR2 = 1 MDS Acceleration MDP Deceleration Z 264kHz 3.8s Output waveforms with DCLV = 1 Timing Chart 1-35 CLV-W mode LPWR = 1, LPWR2 = 1 H MDS Acceleration MDP Z 264kHz 3.8s Output waveforms with DCLV = 1 The BRAKE pulse is masked when LPWR = 1. Timing Chart 1-36 CAV-W mode EPWM = 0, LPWR = 0, LPWR2 = 1 Acceleration MDP Deceleration Z 264kHz 3.8s MDS L - 87 - CXD3027R Timing Chart 1-37 CAV-W mode EPWM = 0, LPWR=1, LPWR2 = 1 Acceleration MDP Z 264kHz 3.8s The BRAKE pulse is masked when LPWR = 1. H MDS Timing Chart 1-38 CAV-W mode EPWM = 1, LPWR = 0, LPWR2 = 1 H PWMI L H Acceleration MDS L Deceleration H MDP Timing Chart 1-39 CAV-W mode EPWM = 1, LPWR = 1, LPWR2 = 1 H PWMI L H MDS H MDP Z Acceleration - 88 - CXD3027R [2] Subcode Interface There are two methods for reading out a subcode externally. The 8-bit subcodes P to W can be read out from SBSO by inputting EXCK. The subcode-Q can be read out after checking CRC of the 80 bits in the subcode frame. The subcode-Q can be read out from the SQSO pin by inputting 80 clock pulses to the SQCK pin when SCOR comes correctly and CRCF is high. 2-1. P to W Subcode Readout Data can be read out by inputting EXCK immediately after WFCK falls. (See Timing Chart 2-1.) 2-2. 80-bit Subcode-Q Readout Fig. 2-2 shows the peripheral block of the 80-bit subcode-Q register. * First, subcode-Q, regenerated at one bit per frame, is input to the 80-bit serial/parallel register and the CRC check circuit. * 96-bit subcode-Q is input, and if the CRC is OK, it is output to SQSO with CRCF = 1. In addition, 80 bits are loaded into the parallel/serial register. When SQSO goes high after SCOR is output, the CPU determines that new data (which passed the CRC check) has been loaded. * When the 80-bit data is loaded, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first. * Once the 80-bit data load is confirmed, SQCK is input so that the data can be read. The SQCK input is detected, and the retriggerable monostable multivibrator is reset while the input is low. * The retriggerable monostable multivibrator has a time constant from 270 to 400s. When the duration when SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the serial/parallel register is not loaded into the parallel/serial register. * While the monostable multivibrator is being reset, data cannot be loaded in the peak detection parallel/serial register or the 80-bit parallel/serial register. In other words, while reading out with a clock cycle shorter than this time constant, these registers will not be rewritten by CRCOK and others. * The previously mentioned peak detection register can be connected to the shift-in of the 80-bit parallel/serial register. For ring control 1, input and output are shorted during peak meter and level meter modes. For ring control 2, input and output are shorted during peak meter mode. This is because the register is reset with each readout in level meter mode, and to prevent readout destruction in peak meter mode. As a result, the 96-bit clock must be input in peak meter mode. * The absolute time after peak is stored in the memory in peak meter mode as noted in "Description of peak meter mode" on page 49. See Timing Chart 2-3. * The clock is input from the SQCK pin to perform these operations. The high and low intervals of the clock should be between 750ns and 120s. - 89 - CXD3027R Timing Chart 2-1 Internal PLL clock 4.3218 MHz WFCK SCOR EXCK 750ns max SBSO S0 * S1 Q R WFCK SCOR EXCK SBSO S0*S1 Q R S T U V W S0*S1 P1 QRST UVW P1 P2 P3 Same Same Subcode P.Q.R.S.T.U.V.W Read Timing - 90 - Block Diagram 2-2 (ASEC) (AMIN) ADDRS CTRL (AFRAM) SUBQ 80-bit S/P Register SIN ABCDEFGH 8 Order inversion 8 8 8 8 8 8 8 8 HGFEDCBA 80-bit P/S Register SI SO LD LD LD LD LD LD SUBQ LD ABS time load control for peak value CRCC Monostable multivibrator SHIFT SHIFT LD - 91 - LOAD CONTROL Ring control 1 SO 16-bit P/S register SI 16 Peak detection SQCK Ring control 2 CRCF Mix SQSO CXD3027R Timing Chart 2-3 1 91 95 96 97 98 1 3 2 92 93 94 2 3 WFCK SCOR Determined by mode CRCF1 80 or 96 clocks CRCF2 SQSO CRCF1 SQCK Register load forbidder - 92 - 270 to 400s when SQCK = high. 750ns to 120s ADR0 ADR1 ADR2 ADR3 300ns max Monostable multivibrator (Internal) SQCK SQSO CRCF CTL0 CTL1 CTL2 CTL3 CXD3027R Timing Chart 2-4 Example: $802000 latch Set SQCK high during this interval. XLAT 750ns or more Internal signal latch SQCK SQSO GFS LOCK EMPH ALOCK PER0 PER1 PER2 PER3 PER4 PER5 PER6 PER7 C1F0 C1F1 C1F2 C2F0 C2F1 C2F2 FOK VF0 VF1 VF2 VF3 VF4 VF5 VF6 VF7 VF8 VF9 Signal Description PER0 to PER7 RF jitter amount (used to adjust the focus bias). 8-bit binary data in PER0 = LSB, PER7 = MSB. FOK Focus OK. GFS High when the frame sync and the insertion protection timing match. - 93 - Description C2F2 0 0 0 0 1 1 1 1 C2F1 0 0 1 1 0 0 1 1 C2F0 0 1 0 1 0 1 0 1 -- -- LOCK GFS is sampled at 460Hz; when GFS is high, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. EMPH High when the playback disc has emphasis. ALOCK GFS is sampled at 460Hz; when GFS is high eight consecutive samples, this pin outputs a high signal. If GFS is low eight consecutive samples, this pin outputs low. VF0 to VF9 Used in CAV-W mode. The result obtained by measuring the rotational velocity of the disc. (See Timing Chart 2-5.) VF0 = LSB, VF9 = MSB. Description No C2 errors; C2 pointer reset One C2 error corrected; C2 pointer reset Two C2 errors corrected; C2 pointer reset Three C2 errors corrected; C2 pointer reset Four C2 errors corrected; C2 pointer reset -- C2 correction impossible; C1 pointer copy C2 correction impossible; C2 pointer set C1F2 C1F1 C1F0 0 0 0 No C1 errors; C1 pointer reset 0 0 1 One C1 error corrected; C1 pointer reset 0 1 0 0 1 1 1 0 0 No C1 errors; C1 pointer set 1 0 1 One C1 error corrected; C1 pointer set 1 1 0 Two C1 errors corrected; C1 pointer set CXD3027R 1 1 1 C1 correction impossible; C1 pointer set CXD3027R Timing Chart 2-5 Measurement interval (approximately 3.8s) Reference window (132.2kHz) Measurement pulse (V16M/2) Measurement counter Load VF0 to VF9 m The relative velocity of the disc can be obtained with the following equation. R= m+1 (R: Relative velocity, m: Measurement results) 32 VF0 to VF9 is the result obtained by counting V16M/2 pulses while the reference signal (132.2kHz) generated from XTAL (XTAI, XTAO) (384Fs) is high. This value is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low). - 94 - Timing Chart 2-6 XLAT SQCK - 95 - 8 7 6 5 4 3 2 1 C1 error rate 7 3 5 0 0 7 SQSO C1 MSB 19 18 17 16 15 14 13 12 11 10 9 0 19 18 17 16 15 14 13 12 11 10 9 8 C2 error rate 7 6 5 4 3 2 1 0 0 3 5 0 CXD3027R CXD3027R [3] Description of Modes This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations for each mode are described below. 3-1. CLV-N Mode This mode is compatible with the CXD2510Q, and operation is the same as for conventional control. The PLL capture range is 150kHz. 3-2. CLV-W Mode This is the wide capture range mode. This mode allows the conventional PLL to follow the rotational velocity of the disc. This rotational following control uses the built-in VCO2. The spindle is the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below. When starting to rotate the disc and/or speeding up to the lock range from the condition where the disc is stopped, CAV-W mode should be used. Specifically, first send $E665X to set CAV-W mode and kick the disc, then send $E60CX to set CLV-W mode if ALOCK is high, which can be read out serially from the SQSO pin. CLV-W mode can be used while ALOCK is high. The microcomputer monitors the serial data output, and must return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow according to the microcomputer software in CLV-W mode is shown in Fig. 3-2. In CLV-W mode (normal), low power consumption is achieved by setting LPWR high. Control was formerly performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set high, deceleration pulses are not output, thereby achieving low power consumption mode. Note) The capture range for this mode is theoretically up to the signal processing limit. 3-3. CAV-W Mode This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to the desired rotational velocity. The rotational velocity is determined by the VP0 to VP7 setting values or the external PWM. When controlling the spindle with VP0 to VP7, setting CAV-W mode with the $E665X command and controlling VP0 to VP7 with the $DX commands allows the rotational velocity to be varied from low speed to quadruple speed. (See "$DX commands".) When controlling the spindle with the external PWM, the PWMI pin is binary input which becomes KICK during high intervals and BRAKE during low intervals. The microcomputer can know the rotational velocity using the internal master clock frequency as the parameter. With XTAL (XTAI, XTAO) (384Fs) as the reference frequency, the result after measuring the high interval by the internal master clock is output in 10 bits (VP0 to VP9) from the new CPU interface. These measurement results are 31 when the disc is rotating at normal speed or 127 when it is rotating at quadruple speed. These values match those of the 256 - n for control with VP0 to VP7. (See Table 2-5 and Fig. 2-6.) In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and all other output signals from this LSI change according to the rotational velocity of the disc. Note) The capture range for this mode is theoretically up to the signal processing limit. Note) Set FLFC to 1 for this mode - 96 - CXD3027R 3-4. VCO-C Mode This is VCO control mode. In this mode, the oscillation frequency of the internal master clock (VCLK) can be controlled by setting $D commands VP0 to VP7 and VPCTL0, 1. The VCLK oscillation frequency can be expressed by the following equation. VCLK = 1 (256 - n) 32 n: VP0 to VP7 setting value 1: VPCTL0, 1 setting value The VCO1 oscillation frequency is determined by VCLK. The VCO1 frequency can be expressed by the following equation. * When DSPB = 0 VCO1 = VCLK x * When DSPB = 1 VCO1 = VCLK x 49 16 49 24 - 97 - CXD3027R CAV-W Rotational velocity CLVS Target speed CLV-W CLVP Operation mode Spindle mode KICK Time LOCK ALOCK Fig. 3-1. Disc Stop to Regular Playback in CLV-W Mode CLV-W Mode CLV-W MODE START KICK $E8000 Mute OFF $A00XXXX CAV-W $E665X (CLVA) NO ALOCK = H ? YES CLV-W $E60CX (CLVA) (WFCK PLL) YES ALOCK = L ? NO Fig. 3-2. CLV-W Mode Flow Chart - 98 - CXD3027R VCO-C Mode Access START R? (How many minutes of absolute time?) n? (Calculate n) What is the playback speed when access ends? Calculate VP0 to VP7. Transfer $E00510 Switch to VCO control mode. EPWM = SPDC = ICAP = SFSL = VC2C = LPWR = 0 HIFC = VPON = 1 Transfer $DX XX Transfer VP0 to VP7. ( corresponds to VP0 to VP7.) Track Jump Subroutine Transfer $E66500 Switch to normal-speed playback mode. EPWM = SFSL = VC2C = LPWR = 0 SPDC = ICAP = HIFC = VPON = 1 Access END Fig. 3-3. Access Flow Chart Using VCO Control - 99 - CXD3027R [4] Description of other functions 4-1. Channel Clock Recovery by Digital PLL Circuit * The channel clock is necessary for demodulating the EFM signal regenerated by the optical system. Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is the channel clock, is necessary. In an actual player, a PLL is necessary to recover the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses. The block diagram of this PLL is shown in Fig. 4-1. The CXD3027R has a built-in three-stage PLL. * The first-stage PLL is a wide-band PLL. When using the internal VCO2, an external LPF is necessary. The output of this first-stage PLL is used as a reference for all clocks within the LSI. * The second-stage PLL generates the high-frequency clock needed by the third-stage digital PLL. * The third-stage PLL is a digital PLL that recovers the actual channel clock. * The digital PLL in CLV-N mode has a secondary loop, and is controlled by the primary loop (phase) and the secondary loop (frequency). When FLFC = 1, the secondary loop can be turned off. High frequency components such as 3T and 4T may contain deviations. In such cases, turning the secondary loop off yields better playability. However, in this case the capture range becomes 50kHz. * A new digital PLL has been provided for CLV-W mode to follow the rotational velocity of the disc in addition to the conventional secondary loop. - 100 - CXD3027R Block Diagram 4-1 CLV-W CAV-W Spindle rotation information Selector Clock input VPCO Phase comparator XTAI XTSL 1/2 1/32 CLV-N 1/2 1/l 1/n CLV-W /CLV-N CAV-W l = 1, 2, 3, 4 (VPCTL0, VPCTL1) Microcomputer control 1/K (KSL1, KSL0) n = 1 to 256 (VP7 to VP0) VCOSEL2 LPF VCTL VCO2 2/1 MUX VPON 1/M Phase comparator PCO 1/N FILI FILO 1/K (KSL3, KSL2) CLTV VCO1 Digital PLL RFPLL VCOSEL1 - 101 - CXD3027R 4-2. Frame sync protection * In normal-speed playback, a frame sync is recorded approximately every 136s (7.35kHz). This signal is used as a reference to recognize the data within a frame. Conversely, if the frame sync cannot be recognized, the data is processed as error data because the data cannot be recognized. As a result, recognizing the frame sync properly is extremely important for improving playability. * In the CXD3027R, window protection and forward protection/backward protection have been adopted for frame sync protection. These functions achieve very powerful frame sync protection. There are two window widths; one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is set to 13, and the backward protection counter to 3. Concretely, when the frame sync is being played back normally and then cannot be detected due to scratches, etc., a maximum of 13 frames are inserted. If the frame sync cannot be detected for 13 frames or more, the window opens to resynchronize the frame sync. In addition, immediately after the window opens and the resynchronization is executed, if a proper frame sync cannot be detected within 3 frames, the window opens immediately. Default values. These values can be set as desired by $C commands SFP3 to SFP0 and SRP3 to SRP0. 4-3. Error Correction * In the CD format, one 8-bit data contains two error correction codes, C1 and C2. For C1 correction, the code is created with 28-byte information and 4-byte C1 parity. For C2 correction, the code is created with 24-byte information and 4-byte parity. Both C1 and C2 are Reed-Solomon codes with a minimum distance of 5. * The CXD3027R uses refined super strategy to achieve double correction for C1 and quadruple correction for C2. * In addition, to prevent C2 miscorrection, a C1 pointer is attached to data after C1 correction according to the C1 error status, the playback status of the EFM signal and the operating status of the player. * The correction status can be monitored externally. See Table 4-2. * When the C2 pointer is high, the data in question was uncorrectable. Either the pre-value was held or an average value interpolation was made for the data. MNT3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 MNT2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 MNT1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 MNT0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 C2 correction impossible; C2 correction impossible; Table 4-2. - 102 - No C1 errors; One C1 error corrected; Two C1 errors corrected; C1 correction impossible; No C2 errors; One C2 error corrected; Two C2 errors corrected; Three C2 errors corrected; Four C2 errors corrected; No C1 errors; One C1 error corrected; Description C1 pointer reset C1 pointer reset -- -- C1 pointer set C1 pointer set C1 pointer set C1 pointer set C2 pointer reset C2 pointer reset C2 pointer reset C2 pointer reset C2 pointer reset -- C1 pointer copy C2 pointer set CXD3027R Timing Chart 4-3 Normal-speed PB 400 to 500ns RFCK t = Dependent on error condition MNT3 C1 correction C2 correction MNT2 MNT1 MNT0 Strobe Strobe 4-4. DA Interface * The DA interface supports the 48-bit slot interface. 48-bit slot interface This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel. The output format from the bass boost block supports 18 bits and 20 bits in addition to 16 bits. - 103 - Timing Chart 4-4 48-bit Slot Normal-Speed Playback LRCK (44.1K) 5 6 7 8 9 10 11 12 24 1 2 3 4 BCK (2.12M) WDCK PCMD L14 L13 L12 L11 L10 L9 L8 L7 R0 Lch MSB (15) L6 L5 L4 L3 L2 L1 L0 Rch MSB - 104 - 24 L0 Rch MSB 48-bit Slot Double-Speed Playback LRCK (88.2K) 12 BCK (4.23M) WDCK PCMD R0 Lch MSB (15) CXD3027R Timing Chart 4-5 (DAC output selected) SDSL1 = 1, OBIT1 = 0, OBIT0 = 1 LRCK (44.1K) 5 6 7 8 9 10 11 12 24 1 2 3 4 BCK (2.12M) WDCK - 105 - L16 L14 L13 L12 L11 L10 L9 L8 L15 L7 L18 L14 L13 L12 L11 L17 L16 L15 L10 L9 L8 L7 PCMD R0 Lch MSB (17) L6 L5 L4 L3 L2 L1 L0 Rch MSB SDSL = 1, OBIT1 = 0, OBIT0 = 0 PCMD R0 Lch MSB (19) L6 L5 L4 L3 L2 L1 L0 Rch MSB CXD3027R CXD3027R 4-5. Digital Out There are three Digital Out: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software. The CXD3027R supports type 2 form 1. This LSI supports two kinds of Digital Out generation methods; generation from the PCM data read out from the disc, and generation from the DA interface inputs (PCMDI, LRCKI, BCKI). 4-5-1. Digital Out from PCM Data The Digital Out is generated from the PCM data which is read out from the disc. The clock accuracy of the channel status is automatically set to level II when the crystal clock is used and to level III in CAV-W mode or variable pitch mode. In addition, the subcode-Q data matched twice in succession with CRC check are input to the initial 4 bits (bits 0 to 3). DOUT is output when the crystal is 34MHz and XTSL is high in CLV-N or CLV-W mode with DSPB = 1. Therefore, DOUT is set to off by setting the $B command MD2 to 0. Digital Out C bit 0 0 ID0 16 0 1 2 3 4 0 5 0 6 0 7 0 8 1 9 0 10 0 11 0 12 0 13 0 14 0 15 0 From sub Q ID1 COPY Emph 0 0 0 0 0 0 0 0 0 0 0 0 0/1 0 0 32 48 0 176 bits 0 to 3 Subcode-Q control bits that matched twice in succession with CRCOK bit 29 VPON or VARION: 1 X'tal: 0 Table 4-5-1. - 106 - CXD3027R 4-5-2. Digital Out from DA Interface Input The Digital Out is generated from the DA interface input. Validity Flag and User Data The Validity Flag is fixed to 0. The User Data is fixed to 0 or it can be output according to the format by setting 0 data. For the Q data, first set the Q1 to Q80 data using the $A90 to $A99 commands, then the set data can be output according to the digital interface format using the $A9A command. In addition, CRC operations are performed internally on the Q81 to Q96 data and then this data is output. The data is output in the order shown in Table 4-5-2. The setting flow is shown in Figs. 4-5 (a) and 4-5 (b). Fig. 4-5 (a) shows the case when changing all the data, and Fig. 4-5 (b) the case when changing the INDEX, movement time and absolute time. 0 0 12 24 36 48 : 1164 0 0 1 1 1 : 1 1 0 0 Q1 Q2 Q3 : Q96 2 0 0 0 0 0 : 0 3 0 0 0 0 0 : 0 4 0 0 0 0 0 : 0 5 0 0 0 0 0 : 0 6 0 0 0 0 0 : 0 7 0 0 0 0 0 : 0 8 0 0 0 0 0 : 0 9 0 0 0 0 0 : 0 10 0 0 0 0 0 : 0 11 0 0 0 0 0 : 0 Table 4-5-2. - 107 - CXD3027R Channel Status Data For the Channel Status Data, bits 0, 6 and 7 are fixed to 0. The following items can be set by bits 1, 2, 3 and 8. a) Digital data/audio data b) Digital copy enabled/prohibited c) With/without emphasis d) Category code (2 types possible) Digital Out C bit 0 0 0 1 2 3 4 0 5 0 6 0 7 0 8 CAT b8 0 9 0 10 0 11 0 12 0 13 0 14 0 15 0 A/D COPY EMPH En D SEL 0 0 0 16 0 0 0 0 0 0 0 0 0 0 0 0 32 48 0 176 Table 4-5-3. Note) In this method, DOUT can be set to off by setting $B command MD2 to 0 and $34A command DOUT EN to 0. - 108 - CXD3027R START $A900 : $A990 Wait time 13.3ms $A9A0F0 (DON = H, DUP1 = H, DUP0 = H) Set the subcode-Q information. Input with BCD code. Output the subcode-Q information. Start the movement time and absolute time counts. $A9A040 (DON = L, DUP1 = L, DUP0 = L) $A900 : $A990 Wait time 13.3ms Input $A9A0F0 (DON = H, DUP1 = H, DUP0 = H) Stop subcode-Q information output to D-out. Stop the movement time and absolute time counts. Set the subcode-Q information. Input with BCD code. (Output the changed subcode-Q information.) Fig. 4-5(a). Flow Chart for Settings Using Q Data START $A900 : $A990 Wait time 13.3ms $A9A0F0 (DON = H, DUP1 = H, DUP0 = H) Set the subcode-Q information. Input with BCD code. Output the subcode-Q information. Start the movement time and absolute time counts. $A9A0C8 (DUP1 = L, DUP0 = L, DLD = H) (Stop the movement time and absolute time counts.) $A920 $A930 : $A950 $A970 : $A990 Index Movement time Absolute time Wait time 13.3ms Note) The INDEX, movement and absolute time data output to D-out while making the settings is all 0. Input $A9A0F0 (DUP1 = H, DUP0 = H, DLD = L) (Output the changed subcode-Q information.) Fig. 4-5(b). Flow Chart for Settings Using Q Data - 109 - CXD3027R Digital Audio Data Input The input signal of the digital audio data is input through the DAC input signal pins PCMDI, LRCKI and BCKI. The input format supports the 48-bit slot, MSB first. Mute Function By setting the command bit DOUT_DMUT to 1, all the audio data portions in the Digital Out output can be set to 0 without altering the Channel Status Data. Input/Output Synchronization Circuit In normal operation, the DAC automatically synchronizes with the input LRCK. However, synchronization may not be achieved when the input data contains much jitter or during power-on, etc. In such cases, internal operation should be forcibly resynchronized by setting the $34A command DOUT WOD to 1. Forced synchronization is also required when the operating frequency is changed such as switching between CLV and CAV, etc. Be sure to set DOUT WOD to 0 and then to 1 for forced resynchronization. Resynchronization clears the internal frame counter so that the count starts over from frame 0 after the resynchronization processing. In cases where automatic resynchronization processing is not desirable or the user wants to do it manually, set the $34A command WINEN to 0 to disable the resynchronization circuit. DOUT Circuit Clock System For the DOUT block, the master clock is set using the clock control command MCSL ($A) employed by the DAC block. Set MCSL to 1 for 768fs, and to 0 for 384fs. - 110 - DOUT Block Input Timing Chart 48-bit slot LRCK 4 5 6 7 8 9 10 11 12 24 1 2 3 BCKI PCMDI L14 L13 L12 L11 L10 L9 L8 L7 L6 R0 Lch MSB (15) L5 L4 L3 L2 L1 L0 Rch MSB - 111 - CXD3027R CXD3027R 4-6. Servo Auto Sequence This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1-track jump, 2N-track jump, fine search and M-track move are executed automatically. The servo block operates according to the built-in program during the auto sequence execution (when XBUSY = low), so that commands from the CPU, that is $0, 1, 2 and 3 commands, are not accepted. ($4 to E commands are accepted.) In addition, when using the auto sequence, turn the A.SEQ ON-OFF of register 9 on. When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of 100s after that point. This is to prevent the transfer of erroneous data to the servo when XBUSY changes from low to high by the monostable multivibrator, which is reset by CLOK being low (when XBUSY is low). In addition, a MAX timer is built into this LSI as a countermeasure against abnormal operation due to external disturbances, etc. When the auto sequence command is sent from the CPU, this command assumes a $4XY format, in which X specifies the command and Y sets the MAX timer value and timer range. If the executed auto sequence command does not terminate within the set timer value, the auto sequence is interrupted (like $40). See "[1] $4X commands" concerning the timer value and range. Also, the MAX timer is invalidated by inputting $4X0. Although this command is explained in the format of $4X in the following command descriptions, the timer value and timer range are actually sent together from the CPU. (a) Auto focus ($47) Focus search-up is performed, FOK and FZC are checked, and the focus servo is turned on. If $47 is received from the CPU, the focus servo is turned on according to Fig. 4-6. The auto focus starts with focus search-up, and note that the pickup should be lowered beforehand (focus search-down). In addition, blind E of register 5 is used to eliminate FZC chattering. Concretely, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than E. (b) Track jump 1, 10 and 2N-track jumps are performed respectively. Always use this when the focus, tracking, and sled servos are on. Note that tracking gain-up and braking-on ($17) should be sent beforehand because they are not involved in this sequence. * 1-track jump When $48 ($49 for REV) is received from the CPU, a FWD (REV) 1-track jump is performed in accordance with Fig. 4-7. Set blind A and brake B with register 5. * 10-track jump When $4A ($4B for REV) is received from the CPU, a FWD (REV) 10-track jump is performed in accordance with Fig. 4-8. The principal difference from the 1-track jump is to kick the sled. In addition, after kicking the actuator, when 5 tracks have been counted through COUT, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the COUT cycle becoming longer than the overflow C set with register 5), the tracking and sled servos are turned on. - 112 - CXD3027R * 2N-track jump When $4C ($4D for REV) is received from the CPU, a FWD (REV) 2N-track jump is performed in accordance with Fig. 4-9. The track jump count N is set with register 7. Although N can be set to 216 tracks, note that the setting is actually limited by the actuator. COUT is used for counting the number of jumps when N is less than 16, and MIRR is used when N is 16 or more. Although the 2N-track jump basically follows the same sequence as the 10-track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for "D", set with register 6. * Fine search When $44 ($45 for REV) is received from the CPU, a FWD (REV) fine search (N-track jump) is performed in accordance with Fig. 4-10. The differences from a 2N-track jump are that a higher precision is achieved by controlling the traverse speed, and a longer distance jump can be performed by controlling the sled. The track jump count N is set with register 7. N can be set to 216 tracks. After kicking the actuator and sled, the traverse speed is controlled based on the overflow G. Set kick D and F with register 6 and overflow G with register 5. Also, sled speed control during traverse can be turned off by causing COMP to fall. Set the number of tracks during which COMP falls with register B. After N tracks have been counted through COUT, the brake is applied to the actuator and sled. (This is performed by turning on the tracking servo for the actuator, and by kicking the sled in the opposite direction during the time for kick D set with register 6.) Then, the tracking and sled servos are turned on. Set overflow G to the speed required to slow up just before the track jump terminates. (The speed should be such that it will come on-track when the tracking servo turns on at the termination of the track jump.) For example, set the target track count N - a for the traverse monitor counter which is set with register B, and COMP will be monitored. When the falling edge of this COMP is detected, overflow G can be set again. * M-track move When $4E ($4F for REV) is received from the CPU, a FWD (REV) M-track move is performed in accordance with Fig. 4-11. M can be set to 216 tracks. Like the 2N-track jump, COUT is used for counting the number of moves when M is less than 16, and MIRR is used when M is 16 or more. The M-track move is executed by moving only the sled, and is therefore suited for moving across several thousand to several ten-thousand tracks. In addition, the track and sled servos are turned off after M tracks have been counted through COUT or MIRR unlike for the other jumps. Transfer $25 from the microcomputer after the actuator has stabilized. - 113 - CXD3027R Auto focus Focus search up FOK = H YES NO FZC = H YES NO Check whether FZC is continuously high for the period of time E set with register 5. FZC = L YES Focus servo ON NO END Fig. 4-6-(a). Auto Focus Flow Chart $47 Latch XLAT FOK FZC BUSY Command for DSSP block $03 Blind E $08 Fig. 4-6-(b). Auto Focus Timing Chart - 114 - CXD3027R 1 Track Track FWD kick sled servo OFF WAIT (Blind A) (REV kick for REV jump) COUT = YES Track REV kick WAIT (Brake B) Track, sled servo ON NO (FWD kick for REV jump) END Fig. 4-7-(a). 1-Track Jump Flow Chart $48 (REV = $49) Latch XLAT COUT BUSY Blind A Command for DSSP block $28 ($2C) $2C ($28) Brake B $25 Fig. 4-7-(b). 1-Track Jump Timing Chart - 115 - CXD3027R 10 Track Track, sled FWD kick WAIT (Blind A) (Counts COUT x 5) COUT = 5 ? YES Track, REV kick NO Checks whether the COUT cycle is longer than overflow C. C = Overflow ? YES Track, sled servo ON NO END Fig. 4-8-(a). 10-Track Jump Flow Chart $4A (REV = $4B) Latch XLAT COUT BUSY Blind A Command for DSSP block COUT 5 counts Overflow C $2A ($2F) $2E ($2B) $25 Fig. 4-8-(b). 10-Track Jump Timing Chart - 116 - CXD3027R 2N Track Track, sled FWD kick WAIT (Blind A) COUT (MIRR) = N NO YES Track REV kick Counts COUT for the first 16 times and MIRR for more times. C = Overflow YES Track servo ON NO WAIT (Kick D) Sled servo ON END Fig. 4-9-(a). 2N-Track Jump Flow Chart $4C (REV = $4D) Latch XLAT COUT (MIRR) BUSY Blind A Command for DSSP block $2A ($2F) COUT (MIRR) N counts $2E ($2B) Overflow C $26 ($27) Kick D $25 Fig. 4-9-(b). 2N-Track Jump Timing Chart - 117 - CXD3027R Fine Search Track Servo ON Sled FWD Kick WAIT (Kick D) Track Sled FWD Kick WAIT (Kick F) Traverse Speed Ctrl (Overflow G) COUT = N? YES NO Track Servo ON Sled REV Kick WAIT (Kick D) Track Sled Servo ON END Fig. 4-10-(a). Fine Search Flow Chart $44 (REV = $45) latch XLAT COUT BUSY Command for DSSP block Kick D $26 ($27) Kick F Traverse Speed Control (Overflow G) & COUT N counts Kick D $27 ($26) $25 $2A ($2F) Fig. 4-10-(b). Fine Search Timing Chart - 118 - CXD3027R M Track Move Track Servo OFF Sled FWD Kick WAIT (Blind A) COUT (MIRR) = M Counts COUT for M < 16. Counts MIRR for M 16. NO YES Track, Sled Servo OFF END Fig. 4-11-(a). M-Track Move Flow Chart $4E (REV = $4F) Latch XLAT COUT (MIRR) BUSY Blind A Command for DSSP block $22 ($23) COUT (MIRR) M counts $20 Fig. 4-11-(b). M-Track Move Timing Chart - 119 - CXD3027R 4-7. Digital CLV Fig. 4-12 shows the block diagram. Digital CLV outputs MDS error and MDP error signals with PWM, with the sampling frequency increased up to 130kHz during normal-speed playback in CLVS, CLVP and other modes. In addition, the digital spindle servo gain is variable. Digital CLV CLVS U/D MDS Error MDP Error Measure Measure CLV P/S 2/1 MUX Over Sampling Filter-1 Gain MDP 1/2 Mux Gain MDS + Gain DCLV Over Sampling Filter-2 CLV P/S Noise Shape KICK, BRAKE, STOP Modulation PWMI LPWR Mode Select MDP CLVS U/D: MDS error: MDP error: PWMI: Up/down signal from CLVS servo Frequency error for CLVP servo Phase error for CLVP servo Spindle drive signal from the microcomputer for CAV servo Fig. 4-12. Block Diagram - 120 - CXD3027R 4-8. CD-DSP Block Playback Speed In the CXD3027R, the following playback modes can be selected through different combinations of the XTAI, XTSL pins, double-speed command (DSPB), VCO1 selection command (VCOSEL1), VCO1 frequency division commands (KSL3, KSL2) and command transfer rate selector (ASHS) in CLV-N or CLV-W mode. Mode 1 2 3 4 5 6 7 XTAI 768Fs 768Fs 768Fs 768Fs 384Fs 384Fs 384Fs XTSL 1 1 0 0 0 0 1 DSPB 0 1 0 1 0 1 1 VCOSEL11 0/1 0/1 1 1 0/1 0/1 0/1 ASHS 0 0 1 1 0 0 0 Playback speed 1x 2x 2x 4x 1x 2x 1x Error correction2 C1: double; C2: quadruple C1: double; C2: double C1: double; C2: quadruple C1: double; C2: double C1: double; C2: quadruple C1: double; C2: double C1: double; C2: double 1 Actually, the optimal value should be used together with KSL3 and KSL2. 2 When $8 command ERC4 = 1, C2 is quadruple correction even when DSPB = 1. The playback speed can be varied by setting VP0 to VP7 in CAV-W mode. See "[3] Description of Modes" for details. 4-9. Description of DAC Block and Shock-Proof Memory Controller Block Circuits The CXD3027R inputs data from the CD-DSP block to the DAC block via the shock-proof memory controller block. The data from the shock-proof memory controller block is output externally as bass-boosted data via the DBB circuit. When not using the DAC block, the data from the shock-proof memory controller block can be output directly to the outside of the LSI. Also, when not using the shock-proof memory controller, the data can be input directly from the CD-DSP block to the DAC block. The DAC block output format supports 16, 18 or 20 bits. - 121 - 4-10. DAC Block Input Timing Fig. 4-13 shows the input timing chart to the DAC block. The CXD3027R can transfer data from the CD-DSP block to the DAC block via an external route. This allows the data to be sent to the DAC block via an audio DSP, etc. Normal-Speed Playback LRCKI (44.1k) 5 6 7 8 9 10 11 12 1 2 3 4 24 BCKI (2.12M) PCMDI R0 Lch MSB (15) L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0 RMSB - 122 - 24 Rch MSB L0 Double-Speed Playback LRCKI (88.2k) 1 2 BCKI (4.23M) PCMDI Lch MSB (15) R0 CXD3027R Fig. 4-13. Input Timing to the DAC Block CXD3027R 4-11. Description of DAC Block Functions Zero Data Detection When the condition where the lower 4 bits of the input data are DC and the remaining upper bits are all 0 or all 1 has continued for about 300ms (16384/44.1kHz), zero data is detected. Zero data detection is performed independently for the left and right channels. Mute flag output The LRMU pin goes active when any one of the following conditions is met. The polarity can be selected by the $A5X command ZDPL. * When zero data is detected * When a high signal is input to the SYSM pin and zero data is detected * When the $A5 command SMUT is set and zero data is detected Attenuation Operation Assuming the attenuation commands X1, X2 and X3, the corresponding audio outputs are Y1, Y2 and Y3 (Y1 > Y3 > Y2). First, the command X1 is sent and then the audio output approaches Y1. When the command X2 is sent before the audio output reaches Y1 (A in the figure), the audio output passes Y1 and approaches Y2. And, when the command X3 is sent before the audio output reaches Y2 (B or C in the figure), the audio output approaches Y3 from the value (B or C in the figure) at that point. 0dB 400 (H) A Y1 B Y3 C Y2 - 000 (H) 23.2 [ms] DAC Block Mute Operation Soft mute Soft mute results and the input data is attenuated to zero when any one of the following conditions is met. * When attenuation data of 000 (h) is set * When $A5 command SMUT is set to 1 * When a high signal is input to the SYSM pin Soft mute off 0dB Soft mute on Soft mute off - dB 23.2 [ms] 23.2 [ms] - 123 - CXD3027R Zero detection mute Analog mute is applied to the respective channel when $AX command ZMUTA is set to 0 and zero data is detected for the left or right channel. (See "Zero data detection".) When $AX command ZMUTA is set to 0, analog mute is applied even if the mute flag output condition is met. LRCK Synchronization Synchronization is performed at the first rising edge of the LRCK input when reset. After that, synchronization is lost when the LRCK input frequency changes, etc., so resynchronization must be performed. The LRCK input frequency changes when the master clock of the LSI is switched and the playback speed changes such as the following cases. * When the XTSL pin switches between high and low * When the $9 command DSPB setting changes * When the $A4 command MCSL setting changes * When operation switches between CLV mode and CAV mode For resynchronization, set the $A5 command XWOC to 1, wait for one LRCK cycle or more, and then set XWOC to 0. When setting XWOC to 1, be sure to set the $9X command SYCOF to 0 beforehand. SYCOF When LRCK, PCMD and BCK are connected directly with LRCKI, PCMDI and BCKI, respectively, playback can be performed easily in CAV-W mode by setting the $AX command SYCOF to 1. Normally, the memory proof, etc., is used for playback in CAV-W mode. In CAV-W mode, the LRCK output conforms not to the crystal but to the VCO. Therefore, synchronization is frequently lost. Setting the $AX command SYCOF to 1 ignores the LRCKI input asynchronization, facilitating playback. However, the playback is not perfect because pre-value hold or data skip occurs due to the wow and flutter in the LRCKI input, etc. Set SYCOF to 0 other than when performing playback in CAV-W mode with LRCK, PCMD and BCK connected directly to LRCKI, PCMDI and BCKI, respectively. Digital High and Bass Boost High and bass boost without external parts is possible using the built-in digital filter. Perform the following operations when turning boost off or when lowering the current boost level. 1. Set $AX command BSTCL to 1. 2. Wait 20ms or more, set the boost level or turn boost off, then set $AX command BSTCL to 0. High-Cut Filter This filter lowers the high-frequency level by approximately 8dB. The frequency response is shown in Fig. 4-14. 0.00 -2.00 Gain [dB] -4.00 -6.00 -8.00 10 100 Frequency [Hz] 1k 10k Fig. 4-14. High-Cut Filter Frequency Response - 124 - CXD3027R Compressor, Dynamic High and Bass Boost 1. Frequency Response and I/O Characteristics Fig. 4-15 shows the frequency response for dynamic high boost and bass boost. This figure shows the frequency response for a high boost turnover frequency of 5kHz and a bass boost turnover frequency of 160Hz. The boost level and turnover frequency can be set independently for high boost and bass boost. In addition, all frequencies are lowered by approximately 2dB in order to prevent clipping, so the medium frequencies are -2dB output. The high boost and bass boost levels indicate the relative values from this level. Next, the compressor, high boost and bass boost I/O characteristics are shown in Fig. 4-17. As shown in this figure, the compressor characteristics span all frequencies. In addition, the high boost and bass boost characteristics are for when the input signal is sufficiently higher or lower than the turnover frequency. The boost levels can be set independently. Uth and Lth on the vertical axis are the gain control threshold values, and the desired output value can be taken from the area enclosed by the parallelograms near these levels. The Uth and Lth settings are described hereafter. 20.00 (4) (1) HBSL1 = 0, HBSL0 = 0, BBSL1 = 0, BBSL0 = 0 (2) HBSL1 = 0, HBSL0 = 1, BBSL1 = 0, BBSL0 = 1 (3) HBSL1 = 1, HBSL0 = 0, BBSL1 = 1, BBSL0 = 0 (4) HBSL1 = 1, HBSL0 = 1, BBSL1 = 1, BBSL0 = 1 18.00 16.00 (3) 14.00 12.00 (2) Gain [dB] 10.00 8.00 (1) 6.00 4.00 2.00 0.00 -2.00 10 100 Frequency response [Hz] 1k 10k Fig. 4-15. Digital Bass Boost Frequency Response - 125 - CXD3027R 2. Settings When performing dynamic processing, the auditory volume and other characteristics change according to the boost levels and various other settings. The values that can be set by the serial commands and the resulting effects are described below. 2-1. Boost Level The boost level can be set independently for the compressor, high boost and bass boost. Boost level here refers to the maximum boost level when a low level signal is input. The boost level changes over time when a high level signal is input in order to prevent clipping. 2-2. Gain Control Thresholds The gain control thresholds are Uth and Lth. When the level exceeds Uth, the gain is reduced; when the level falls below Lth, the gain is increased. If both Uth and Lth are set to large values, the volume increases and the respective boost effects are emphasized. On the other hand, some sources may be clipped due to the balance with the boost level. These values can be set independently for the compressor and high/bass boost. The same values are shared for high and bass boost. 2-3. Attack Time, Release Time The attack time represents the speed at which the gain is reduced after high level input, and the release time represents the speed at which the gain is increased when the input level suddenly becomes smaller. If these values are set to "fast", the boost effects increase. Like the gain control thresholds, these values can be set independently for the compressor and high/bass boost. 2-4. Envelope Detection Release Time This sets the output signal envelope coefficient used for gain control. When set to "fast", the boost effects increase. This setting is shared by compressor and high/bass boost. High boost Bass boost +10dB +14dB +18dB +22dB Attack time Standard Slow Slow Slow Release time Standard Standard Standard Standard Lch -12dB -12dB -12dB -12dB Uch -1.9dB -1.9dB -1.9dB -1.9dB Table 4-16. Recommended Dynamic Bass and High Boost Settings - 126 - CXD3027R Input [dB] 0 Uth Lth Fig. 4-17. Dynamic Processing I/O Characteristics Uth [dB] Compressor High Boost Bass Boost -8.0 -1.9/-0.9 -1.9/-0.9 Lth [dB] -23 -12/-4.4 -12/-4.4 Boost level [dB] 6 4/6/8/10 10/14/18/22 - 127 - Output [dB] CXD3027R 4-12. LPF Block The CXD3027R contains an initial-stage secondary active LPF with numerous resistors and capacitors and an operational amplifier with reference voltage. The resistors and capacitors are attached externally, allowing the cut-off frequency fc to be determined flexibly. The reference voltage (Vc) is (AVDD - AVSS) x 0.45. The LPF block application circuit is shown in Fig. 4-18. In this circuit, the cut-off frequency is fc 40kHz. LPF Block Application Circuit AOUT1 (2) R1 27k C1 330pF R2 27k AIN1 (2) Vc C2 68pF R3 27k Analog out LOUT1 (2) Fig. 4-18. LPF External Circuit - 128 - CXD3027R 4-13. Description of Shock-Proof Memory Controller Block Functions 4-13-1. DRAM I/F A 4M DRAM or 16M DRAM can be selected as the external buffer RAM. The 16M DRAM supports either row address 212 and column address 210 or row address 211 and column address 211. Refresh is performed by data access, and the refresh cycle is approximately 11.6ms when 4M DRAM is selected, or approximately 46.4ms (210 x 212) or 23.2ms (211 x 211) when 16M DRAM is selected. In addition, XRAS-only-refresh is executed 14 times in order to initialize the RAM during power-on reset. Data access to the DRAM is not possible during this period. XRST XRAS Approximately 5.67s 14 times 4-13-2. Switching from Data Through Mode to Shock-Proof The CXD3027R performs refresh by data access. When switching from (1) shock-proof mode to (2) data through mode to (3) shock-proof mode, be sure to reset all of WA, VWA and RA before performing data access for (3). 4-13-3. CPU Serial Data Output Data is read out by setting the XSOEO command low and inputting SQCK. The data contents at the falling edge of the XSOEO command are output from the SQSO pin at the falling edge of SCK. XSOEO SQCK Invalid SQSO D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D0: XWPHD D1: QRCVD D2: XEMP D3: AM15 D4: AM16 D5: AM17 D6: AM18 D7: AM19 D8: AM20 D9: AM21 D10: XFUL D11: ROF Data write to DRAM prohibited signal (low for XFUL + ROF + WRNG) Indicates whether XQOK was registered as a defined address after it was sent. (High = registration OK) Low when the DRAM is empty of valid data. (VWA = RA) Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Address monitor; indicates the amount of valid data remaining. Low when the DRAM is full and there is no write area. High when the DSP RAM has overflowed. Note) When GRSCOR is low, QRCVD is high when data write to the DRAM is enabled, even if a negative pulse is input to XQOK. - 129 - CXD3027R 4-13-4. Data Linking In order to restart write after PCM data write to the DRAM has been interrupted due to sound skipping or other factors, continuity must be maintained between the data written last and the subsequent data to be written. Conventional systems fix an aim at the data linking point, compare the preceding DRAM reference data with the data read from the disc, and then link the data when matching data is detected. However, when using music software where a fixed pattern is repeated, this system may link the data at an incorrect point. In addition, if pre-value hold or interpolation is performed at the point to be linked, data linking may not be possible at all. In order to eliminate these data linking errors, the CXD3027R generates a crystal accuracy SCOR (= GRSCOR) synchronized to the PCM data to allow data linking along the time axis, thus greatly increasing the data linking accuracy. 4-13-5. Data Processing The CXD3027R accumulates PCM data from the CD-DSP block in an external buffer and then inputs the data to the DAC block in sync with the internally generated Fs system clock. At this time, the PCM data is loaded and read out at the same rate during normal playback, so data does not accumulate in the buffer RAM. Therefore, the loading rate must be increased. This is accomplished by setting the CD-DSP block to doublespeed mode and doubling the loading rate until the RAM is full. When the RAM becomes full, data regeneration from the disc stops temporarily and the RAM data is read out to create an empty area, at which point loading is restarted. These operations are then repeated to effectively use the entire area inside the RAM. CD-DSP Shock-Proof DAC 4M DRAM PCM Data Flow (Example for 4M x 1 mode) 4-13-6. System Outline (when SLXQOK = 1 and SLXWRE = 1) The addresses for accessing the buffer RAM data consist of a readout address (RA) and a write address (WA). The data to be written is not always correct, and the subcodes, etc. must be constantly checked to make sure the data is correct and there is no sound skipping. The CXD3027R checks subcode-Q using the CPU, and defines the data by inputting a negative pulse to the XQOK pin. This defined address (VWA) is loaded to the internal register and the data between VWA and RA is treated as valid data. WA advances at a speed twice that of RA, and RA is written by WA and read out sequentially in the order registered by VWA. When RA catches up to VWA, there is no more valid data and readout is prohibited (XEMP = low). In addition, when WA catches up to RA, the buffer is full and write is prohibited (XWIH = low). In this manner, write to the RAM is interrupted when the RAM becomes full and there is no write area or when sound skipping caused by scratches, external disturbances or other factors is detected. Data continuity must be ensured in order to restart write. Therefore, the CXD3027R returns to the last defined WA address, and the CPU accesses the defined address point it sent last VWA (actually the data slightly before that point) and reads the subcode-Q after the rising edge of SCOR. If the subcode-Q matches the last RA defined address, XWRE is made to fall and write is restarted when GRSCOR comes high within 7ms. Note 1) If XWRE is made to fall when GRSCOR is low, XWIH goes low and the write prohibited state results. Valid data Note 2) When GRSCOR is low, VWA is not updated even if a negative pulse is input to XQOK. Therefore, set XQOK high while GRSCOR is low. - 130 - CXD3027R 4-13-7. Data write (when SLXQOK = 1 and SLXWRE = 1) The PCM data input from the DSP is loaded according to the Fs system clock inputs (BCKI, WDCI and LRCI), and is written sequentially to the external DRAM according to WA when the XWRE pin input goes low and internal write is enabled (XWIH pin output = high). The written data must be checked by some means or other. The CXD3027R assumes data checking with subcode-Q. In this case, the CPU reads subcode-Q triggered by the SCOR signal output from the DSP to determine whether sound skipping occurred. If sound skipping is not detected, the CPU inputs a negative pulse to the XQOK pin during the GRSCOR high interval which comes within 7ms, and the data written to WA thus far is registered to VWA as data without sound skipping. SCOR No sound skipping = CRC OK SUBQ No sound skipping = CRC NG GRSCOR XQOK WA VWA Write prohibition is determined by the internal status or by an external command. When prohibited by the internal status, the XWIH pin goes low, and this status is established when any one of the following three conditions is met. 1. There is no empty area in the DRAM. XFUL = low 2. The DSP RAM has overflowed. ROF = high 3. XWRE was made to fall when GRSCOR is low. WRNG = high When the XWIH pin goes low due to the above conditions, the CPU must set the XWRE pin high and then the XWIH pin high. After the CPU sends XQOK, it must check whether XQOK was registered as a defined address. This is because if the above conditions arise at the same time XQOK is sent, XQOK becomes invalid and the addresses defined by the CPU and the CXD3027R may not match. Therefore, the XWIH pin output is used as the XQOK recognition signal (QRCVD) while XQOK is low. When QRCVD is high, this indicates that XQOK was correctly registered as a defined address (VWA was updated). When QRCVD is low, this indicates one of the following conditions. 1. Write is prohibited due to the above three conditions. 2. XWRE is high. Regarding condition 2, if XQOK is sent while the XWRE pin is high, WA, VWA and RA are all reset (when GRSCOR is high). - 131 - CXD3027R 4-13-8. Data Readout (when SLXQOK = 1 and SLXWRE = 1) When data write starts, there is no valid data in the RAM so the XEMP pin is low. The XWRE pin goes from high to low, and if there is no sound skipping or other problems with the CRC check at the next SCOR, XQOK is sent during the GRSCOR high interval which comes within 7ms, and the defined address and valid data are registered. At this point, the XEMP pin goes high for the first time and readout is enabled. Data readout follows RA, and is performed in sync with the internally generated Fs system clocks. The readout data and the Fs system clocks are output from the DATA and the BCK and LRCK pins, respectively. RA is the address for reading out the written data that has been validated by VWA, and the area from VWA to RA is the amount of valid data (|VWA - RA|). The upper 5 bits are output as AM21 to AM17. When RA catches up to VWA and there is no more valid data (|VWA - RA| = 0), the XEMP pin goes low and readout is prohibited. When this state occurs, the CPU must set the XRDE pin high to prohibit readout. To restart readout, valid data must be registered as described above. The XEMP pin is held low until valid data is registered. XWRE XQOK XEMP XRDE Note) After the XWRE pin goes from high to low, readout is enabled when valid data is registered by the first XQOK. However, ensuring some difference between VWA and RA is recommended in consideration of CRC NG, etc. - 132 - CXD3027R 4-14. CPU to DRAM Access Function The CXD3027R can establish a special area in the DRAM. This allows a microcomputer to read and write optional 16-bit data to a portion of the DRAM area. This function can be used to store and optionally read out demodulated CD TEXT data, etc. The range of this special area is set by $A7, and can be selected in 8 steps from 32K to 2M bits. Table 4-19 shows the addresses which can be specified according to the used DRAM capacity and the special area setting value. In addition, the address specification method can be selected from absolute and relative specification. RSL 10 MSL 210 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 DRDR19 to 0 specification range -------------- 00000 to 007FF 00000 to 00FFF 00000 to 01FFF 00000 to 03FFF 00000 to 07FFF 00000 to 0FFFF 00000 to 1FFFF -------------- 00000 to 007FF 00000 to 00FFF 00000 to 01FFF 00000 to 03FFF 00000 to 07FFF 00000 to 0FFFF 00000 to 1FFFF 4M setting 00 16M setting 11 Table 4-19 - 133 - CXD3027R Write and Read by Absolute Address Specification WRITE READ Set $A8 commands XSOE2 to 1 and SDTO OUT to 1 Set $A8 commands XSOE2 to 1 and SDTO OUT to 1 Transfer an optional address with the $A9F command L (Req NG) (A) Check SQSO H (Req OK) Write optional data with the $A9E command (WR = 1, ADR = 1, ucom = 1) (B) Set $A8 commands XSOE2 to 1 and SDTO OUT to 0 Transfer an optional address with the $A9F command L (Req NG) Check SQSO H (Req OK) Generate a readout request with $A9E command (WR = 0, ADR = 1, ucom = 1) (1) Change $A8 command XSOE2 from 1 to 0 END Check SQSO L (NG) (2) H (Data Ready) Read 16-bit data from SQSO and SQCK Set $A8 commands XSOE2 to 1 and SDTO OUT to 0 END - 134 - CXD3027R Write Communication Timing Command $A8 $A9F $A9E $A8 XSOE2 STDO OUT SQSO Readout Communication Timing Command $A8 $A9F $A9E $A8 $A8 XSOE2 STDO OUT SQCK (1) (2) SQSO D0 D15 Readout Communication Operation (1) Set STDO OUT to 1 to switch the serial communication line for special memory. (2) Send the address command ($A9F), then check whether the DRAM related processing has completed using the SQSO pin. (3) The data read out from the DRAM is loaded to the communication block inside the LSI by sending the read command ($A9E) and causing XSOE2 to fall ($A8). However, the DRAM related processing requires a check as to whether the data was loaded properly using the SQSO pin. (4) The readout data is output from the SQSO pin by inputting 16 clocks from the SQCK pin. - 135 - CXD3027R Write and Read by Relative Address Specification WRITE READ Set $A8 commands XSOE2 to 1 and SDTO OUT to 1 Write the absolute address (A) on page 135 NEXT PENDING NEXT Set $A8 commands XSOE2 to 1 and SDTO OUT to 1 Write the absolute address (B) on the page 135 PENDING Write optional data with the $A9E command (WR = 1, ADR = 0, ucom = 1) Generate a readout request with $A9E command (WR = 0, ADR = 0, ucom = 1) L (Req NG) Check SQSO H (Req OK) N Check SQSO H (Req OK) L (Req NG) END Y Set $A8 commands XSOE2 to 1 and SDTO OUT to 0 Change $A8 command XSOE2 from 1 to 0 and set SDTO OUT to 1 L (NG) Check SQSO H (Data Ready) END Read 16-bit data from SQSO and SQCK N END Y Set $A8 commands XSOE2 to 1 and SDTO OUT to 0 END - 136 - CXD3027R 4-15. Asymmetry Correction Fig. 4-20 shows the block diagram and circuit example. ASYE command ASYO R1 RFAC + - R1 R2 + - R1 ASYI R1 BIAS R1 2 = R2 5 Fig. 4-20. Asymmetry Correction Application Circuit. - 137 - CXD3027R 4-16. CD TEXT Data Demodulation * In order to demodulate the CD TEXT data, set the command $8 Data 6 D3 TXON to 1. While TXON is 1, the CD TEXT demodulation circuit occupies the EXCK and SBSO pins, so connect EXCK to low and do not use the data output from SBSO. Also, 26.7ms (max.) are required to demodulate the CD TEXT data correctly after TXON is set to 1. * The CD TEXT data is output by switching the SQSO pin with the command. The CD TEXT data output is enabled by setting the command $8 Data 6 D2 TXOUT to 1. To read data, the readout clock should be input to SQCK. * The readable data are the CRC counting results for each pack and the CD TEXT data (16 bytes) except for CRC data. * When the CD TEXT data is read, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of the bytes is the same, the bits within the bytes are now ordered LSB first. * Data which can be stored in the LSI is 1 packet (4 packs). TXON CD TEXT Decoder EXCK SBSO Subcode Decoder SQCK SQSO TXOUT Fig. 4-21. Block Diagram of CD TEXT Demodulation Circuit - 138 - SCOR Subcode Q Data CRC 80 Clocks 520 Clocks 0 Pack1 Pack3 Pack2 Pack4 4 bits 16 Bytes 4 bits 16 Bytes 16 Bytes 16 Bytes CRCF SQSO CRCF SQCK TXOUT (command) - 139 - ID1 (Pack1) LSB MSB R2 W1 V1 U1 T1 S1 R1 U3 1 CRC Data LSB T3 ID2 (Pack1) MSB LSB S3 R3 W2 V2 U2 ID3 (Pack1) SQSO CRC CRC CRC CRC 4 3 2 0 0 S2 0 0 T2 W4 V4 U4 T4 S4 SQCK TXOUT (command) CXD3027R Fig. 4-22. CD TEXT Data Timing Chart CXD3027R [5] Description of Servo Signal Processing System Functions and Commands 5-1. General Description of Servo Signal Processing System (VDD: Supply voltage) Focus servo Sampling rate: 88.2kHz (when MCK = 128Fs) Input range: 1/4VDD to 3/4VDD Output format: 7-bit PWM Other: Offset cancel Focus bias adjustment Focus search Gain-down Defect countermeasure Auto gain control Tracking servo Sampling rate: Input range: Output format: Other: 88.2kHz (when MCK = 128Fs) 1/4VDD to 3/4VDD 7-bit PWM Offset cancel E:F balance adjustment Track jump Gain-up Defect countermeasure Drive cancel Auto gain control Vibration countermeasure Sled servo Sampling rate: Input range: Output format: Other: 345Hz (when MCK = 128Fs) 1/4VDD to 3/4VDD 7-bit PWM Sled move FOK, MIRR, DFCT signal generation RF signal sampling rate: 1.4MHz (when MCK = 128Fs) Input range: 1/4VDD to 3/4VDD Other: RF zero level automatic measurement - 140 - CXD3027R 5-2. Digital Servo Block Master Clock (MCK) The clock with 2/3 frequency of the crystal is supplied to the digital servo block. XT4D and XT2D are $3F commands, and XT1D is a $3E command. (Default is 0 for each command) The digital servo block is designed with an MCK frequency of 5.6448MHz (128Fs) as typical. Mode 1 2 3 4 5 6 7 XTAI 384Fs 384Fs 384Fs 768Fs 768Fs 768Fs 768Fs FSTO 256Fs 256Fs 256Fs 512Fs 512Fs 512Fs 512Fs XTSL 0 1 XT4D 0 1 0 XT2D 1 0 1 0 0 Table 5-1. XT1D 1 0 0 1 0 0 0 Frequency division ratio 1 1/2 1/2 1 1/2 1/4 1/4 MCK 256Fs 128Fs 128Fs 512Fs 256Fs 128Fs 128Fs Fs = 44.1kHz, : don't care - 141 - CXD3027R 5-3. DC Offset Cancel [AVRG (Average) Measurement and Compensation] (See Fig. 5-3.) The CXD3027R can measure the averages of RFDC, VC, FE and TE and compensate these signals using the measurement results to control the servo effectively. This AVRG measurement and compensation is necessary to initialize the CXD3027R, and is able to cancel the DC offset. AVRG measurement takes the levels applied to the VC, FE, RFDC and TE pins as the digital average values of 256 samples, and then loads these values into each AVRG register. The AVRG measurement commands are D15 (VCLM), D13 (FLM), D11 (RFLM) and D4 (TLM) of $38. Measurement is on when the respective command is set to 1. AVRG measurement requires approximately 2.9ms to 5.8ms (when MCK = 128Fs) after the command is received. The completion of AVRG measurement operation can be monitored by the SENS pin. (See Timing Chart 5-2.) Monitoring requires that the upper 8 bits of the command register are 38 (h). XLAT 2.9 to 5.8ms SENS (= XAVEBSY) Max. 1s AVRG measurement completed Timing Chart 5-2. CXD3027R 5-4. E:F Balance Adjustment Function (See Fig. 5-3.) When the disc is rotated with the laser on, and with the FCS (focus) servo on via FCS search, the traverse waveform appears in the TE signal due to disc eccentricity. In this condition, the low-frequency component can be extracted from the TE signal using the built-in TRK hold filter by setting D5 (TBLM) of $38 to 1. The extracted low-frequency component is loaded into the TRVSC register as a digital value, and the TRVSC register value is established when TBLM returns to 0. Next, setting D2 (TLC2) of $38 to 1 compensates the values obtained from the TE and SE input pins with the TRVSC register value (subtraction), allowing the E:F balance offset to be adjusted. (See Fig. 5-3.) 5-5. FCS Bias (Focus Bias) Adjustment Function The FBIAS register value can be added to the FCS servo filter input by setting D14 (FBON) of $3A to 1. (See Fig. 5-3.) When D11 = 0 and D10 = 1 is set by $34F, the FBIAS register value can be written using the 9-bit value of D9 to D1 (D9: MSB). In addition, the RF jitter can be monitored by setting the $8 command SOCT to 1. (See "DSP Block Timing Chart".) The FBIAS register can be used as a counter by setting D13 (FBSS) of $3A to 1. The FBIAS register functions as an up counter when D12 (FBUP) of $3A = 1, and as a down counter when D12 (FBUP) of $3A = 0. The number of up and down steps can be changed by setting D11 and D10 (FBV1 and FBV0) of $3A. When using the FBIAS register as a counter, the counter stops when the value set beforehand in FBL9 to FBL1 of $34 matches the FCSBIAS value. Also, if the upper 8 bits of the command register are $3A at this time, SENS goes high and the counter stop can be monitored. A B C FBIAS setting value (FB9 to FB1) LIMIT value (FBL9 to FBL1) SENS value A: Register mode B: Counter mode C: Counter mode (when stopped) Here, assume the FBIAS setting value FB9 to FB1 and the FBIAS LIMIT value FBL9 to FBL1 are set in status A. For example, if command registers FBUP = 0, FBV1 = 0, FBV0 = 0 and FBSS = 1 are set from this status, down count starts from status A and approaches the set LIMIT value. When the LIMIT value is reached and the FBIAS value matches FBL9 to FBL1, the counter stops and the SENS pin goes high. Note that the up/down counter counts at each sampling cycle of the focus servo filter. The number of steps by which the count value changes can be selected from 1, 2, 4 or 8 steps by FBV1 and FBV0. When converted to FE input, 1 step corresponds to 1/512 x VDD/2. - 143 - CXD3027R RFDC from A/D RF AVRG register - RFLC to RF In register SE from A/D - TLC1 * TLD1 TLC2 * TLD2 - to SLD In register TE from A/D - - to TRK In register TE AVRG register TLC1 TRVSC register TLC2 FE from A/D FE AVRG register - FLC1 FBIAS register + FBON to FCS In register FLC0 - to FZC register Fig. 5-3a. RFDC from A/D RF AVRG register - RFLC to RF In register SE from A/D - TLC0 * TLD0 TLC2 * TLD2 - to SLD In register TE from A/D - TLC0 VC AVRG register TRVSC register TLC2 - to TRK In register VCLC FE from A/D FE AVRG register - + FLC0 FBIAS register FBON to FCS In register - to FZC register Fig. 5-3b. - 144 - CXD3027R 5-6. AGCNTL (Automatic Gain Control) Function The AGCNTL function automatically adjusts the filter internal gain in order to obtain the appropriate servo loop gain. AGCNTL not only copes with the sensitivity variation of the actuator and photo diode, etc., but also obtains the optimal gain for each disc. The AGCNTL command is sent when each servo is turned on. During AGCNTL operation, if the upper 8 bits of the command register are 38 (h), the completion of AGCNTL operation can be confirmed by monitoring the SENS pin. (See Timing Chart 5-4 and "Description of SENS Signals".) Setting D9 and D8 of $38 to 1 sets FCS (focus) and TRK (tracking) respectively to AGCNTL operation. Note) During AGCNTL operation, each servo filter gain must be normal, and the anti-shock circuit (described hereafter) must be disabled. XLAT Max. 11.4s SENS (= AGOK) AGCNTL completion Timing Chart 5-4 Coefficient K13 changes for AGF (focus AGCNTL) and coefficients K23 and K07 change for AGT (tracking AGCNTL) due to AGCNTL. These coefficients change from 01 to 7F (h), and they must also be set within this range when written externally. After AGCNTL operation has completed, these coefficient values can be confirmed by reading them out from the SENS pin with the serial readout function (described hereafter). AGCNTL related settings The following settings can be changed with $35, $36 and $37. FG6 to FG0; AGF convergence gain setting, effective setting range: 00 to 57 (h) TG6 to TG0; AGT convergence gain setting, effective setting range: 00 to 57 (h) AGS; Self-stop on/off AGJ; Convergence completion judgment time AGGF; Internally generated sine wave amplitude (AGF) AGGT; Internally generated sine wave amplitude (AGT) AGV1; AGCNTL sensitivity 1 (during rough adjustment) AGV2; AGCNTL sensitivity 2 (during fine adjustment) AGHS; Rough adjustment on/off AGHT; Fine adjustment time Note) Converging servo loop gain values can be changed with the FG6 to FG0 and TG6 to TG0 setting values. In addition, these setting values must be within the effective setting range. The default settings aim for 0 dB at 1kHz. However, since convergence values vary according to the characteristics of each constituent element of the servo loop, FG and TG values should be set as necessary. - 145 - CXD3027R AGCNTL default operation has two stages. In the first stage, rough adjustment is performed with high sensitivity for a certain period of time (select 256/128ms with AGHT, when MCK = 128Fs), and the AGCNTL coefficient approaches the appropriate value. The sensitivity at this time can be selected from two types with AGV1. In the second stage, the AGCNTL coefficient is finely adjusted with relatively low sensitivity to further approach the appropriate value. The sensitivity for the second stage can be selected from two types with AGV2. In the second stage of default operation, when the AGCNTL coefficient reaches the appropriate value and stops changing, the CXD3027R confirms that the AGCNTL coefficient has not changed for a certain period of time (select 63/31ms with AGHJ, when MCK = 128Fs), and then completes AGCNTL operation. (Self-stop mode) This self-stop mode can be canceled by setting AGS to 0. In addition, the first stage is omitted for AGCNTL operation when AGHS is set to 0. An example of AGCNTL coefficient transitions during AGCNTL operation with various settings is shown in Fig. 5-5. Initial value Slope AGV1 AGCNTL coefficient value Slope AGV2 Convergence value AGHT AGCNTL Start SENS AGJ AGCNTL completion Fig. 5-5. Note) Fig. 5-5 shows the case where the AGCCNTL coefficient converges from the initial value to a smaller value. - 146 - CXD3027R 5-7. FCS Servo and FCS Search (Focus Search) The FCS servo is controlled by the 8-bit serial command $0X. (See Table 5-6.) Register name Command D23 to D20 D19 to D16 10 11 0 FOCUS CONTROL 0 0 00 00 01 010 011 FOCUS SERVO ON (FOCUS GAIN NORMAL) FOCUS SERVO ON (FOCUS GAIN DOWN) FOCUS SERVO OFF, 0V OUT FOCUS SERVO OFF, FOCUS SEARCH VOLTAGE OUT FOCUS SEARCH VOLTAGE DOWN FOCUS SEARCH VOLTAGE UP : don't care Table 5-6. FCS Search FCS search is required in the course of turning on the FCS servo. Fig. 5-7 shows the signals for sending commands $00 $02 $03 and performing only FCS search operation. Fig. 5-8 shows the signals for sending $08 (FCS on) after that. $00 $02 $03 $00 $02 $03 $08 0 FCSDRV FCSDRV RF FOK FZC comparator level FE 0 RF FOK FE 0 FZC FZC Fig. 5-7. Fig. 5-8. - 147 - CXD3027R 5-8. TRK (Tracking) and SLD (Sled) Servo Control The TRK and SLD servos are controlled by the 8-bit command $2X. (See Table 5-9.) When the upper 4 bits of the serial data are 2 (h), TZC is output to the SENS pin. Register name Command D23 to D20 D19 to D16 00 01 10 2 TRACKING MODE 0010 11 00 01 10 11 TRACKING SERVO OFF TRACKING SERVO ON FORWARD TRACK JUMP REVERSE TRACK JUMP SLED SERVO OFF SLED SERVO ON FORWARD SLED MOVE REVERSE SLED MOVE : don't care Table 5-9. TRK Servo The TRK JUMP (track jump) level can be set with 6 bits (D13 to D8) of $36. In addition, when the TRK servo is on and D17 of $1 is set to 1, the TRK servo filter switches to gain-up mode. The filter also switches to gain-up mode when the LOCK signal goes low or when vibration is detected with the anti-shock circuit (described hereafter) enabled. The CXD3027R has 2 types of gain-up filter structures in TRK gain-up mode which can be selected by setting D16 of $1. (See Table 5-17.) SLD Servo The SLD MOV (sled move) output, composed of a basic value from 6 bits (D13 to D8) of $37, is determined by multiplying this value by 1x, 2x, 3x, or 4x set using D17 and D16 when D18 = D19 = 0 is set with $3. (See Table 5-10.) SLD MOV must be performed continuously for 50s or more. In addition, if the LOCK input signal goes low when the SLD servo is on, the SLD servo turns off. Note) When the LOCK signal is low, the TRK servo switches to gain-up mode and the SLD servo is turned off. These operations are disabled by setting D6 (LKSW) of $38 to 1. Register name Command D23 to D20 D19 to D16 0000 3 SELECT 0011 0001 0010 0011 SLED KICK LEVEL (basic value x 1) SLED KICK LEVEL (basic value x 2) SLED KICK LEVEL (basic value x 3) SLED KICK LEVEL (basic value x 4) Table 5-10. - 148 - CXD3027R 5-9. MIRR and DFCT Signal Generation The RF signal obtained from the RFDC pin is sampled at approximately 1.4MHz (when MCK = 128Fs) and loaded. The MIRR and DFCT signals are generated from this RF signal. MIRR Signal Generation The loaded RF signal is applied to peak hold and bottom hold circuits. An envelope is generated from the waveforms generated in these circuits, and the MIRR comparator level is generated from the average of this envelope waveform. The MIRR signal is generated by comparing the waveform generated by subtracting the bottom hold value from the peak hold value with this MIRR comparator level. (See Fig. 5-11.) The bottom hold speed and mirror sensitivity can be selected from four values using D7 and D6, and D5 and D4, respectively, of $3C. RF Peak Hold Bottom Hold Peak Hold - Bottom Hold MIRR Comp (Mirror comparator level) H MIRR L Fig. 5-11. DFCT Signal Generation The loaded RF signal is input to two peak hold circuits with different time constants, and the DFCT signal is generated by comparing the difference between these two peak hold waveforms with the DFCT comparator level. (See Fig. 5-12.) The DFCT comparator level can be selected from four values using D13 and D12 of $3B. RF Peak Hold1 Peak Hold2 Peak Hold - Bottom Hold SDF (Defect comparator level) H DFCT L Fig. 5-12. - 149 - CXD3027R 5-10. DFCT Countermeasure Circuit The DFCT countermeasure circuit maintains the directionality of the servo so that the servo does not become easily dislocated due to scratches or defects on discs. Specifically, this operation is achieved by detecting scratches and defects with the DFCT signal generation circuit, and when DFCT goes high, applying the low-frequency component of the error signal before DFCT went high to the FCS and TRK servo filter inputs. (See Fig. 5-13.) In addition, these operations are activated by the default. They can be disabled by setting D7 (DFSW) of $38 to 1. Hold filter Error signal Input register DFCT Hold register EN Servo filter Fig. 5-13. 5-11. Anti-Shock Circuit When vibrations occur in the CD player, this circuit forces the TRK filter to switch to gain-up mode so that the servo does not become easily dislocated. This circuit is for systems which require vibration countermeasures. Concretely, vibrations are detected using an internal anti-shock filter and comparator circuit, and the gain is increased. (See Fig. 5-14.) The comparator level is fixed to 1/16 of the maximum comparator input amplitude. However, the comparator level is practically variable by adjusting the value of the anti-shock filter output coefficient K35. This function can be turned on and off by D19 of $1 when the brake circuit (described hereafter) is off. (See Table 5-17.) This circuit can also support an external vibration detection circuit, and can set the TRK servo filter to gain-up mode by inputting high level to the ATSK pin. When the upper 4 bits of the command register are 1 (h), vibration detection can be monitored from the SENS pin. It can also be monitored from the ATSK pin by setting $3F command ASOT to 1. ATSK TE Anti shock filter Comparator SENS TRK Gain Up filter TRK Gain Normal filter TRK PWM Gen. Fig. 5-14. - 150 - CXD3027R 5-12. Brake Circuit Immediately after a long distance track jump it tends to be hard for the actuator to settle and for the servo to turn on. The brake circuit prevents these phenomenon. In principle, the brake circuit uses the tracking drive as a brake by cutting the unnecessary portions utilizing the 180 offset in the RF envelope and tracking error phase relationship which occurs when the actuator traverses the track in the radial direction from the inner track to the outer track and vice versa. (See Figs. 5-15 and 5-16.) Concretely, this operation is achieved by masking the tracking drive using the TRKCNCL signal generated by loading the MIRR signal at the edge of the TZC (Tracking Zero Cross) signal. The brake circuit can be turned on and off by D18 of $1. (See Table 5-17.) In addition, the low frequency for the tracking drive after masking can be boosted. (SFBK1, 2 of $34B) Inner track Outer track FWD REV Servo ON JMP JMP TRK DRV TRK DRV Outer track Inner track REV FWD Servo ON JMP JMP RF Trace MIRR TE 0 RF Trace MIRR TE 0 TZC Edge TRKCNCL TRK DRV (SFBK OFF) TRK DRV (SFBK ON) SENS TZC out 0 TZC Edge TRKCNCL TRK DRV (SFBK OFF) TRK DRV (SFBK ON) SENS TZC out 0 0 0 Fig. 5-15. Register name Fig. 5-16. Command D23 to D20 D19 to D16 10 0 1 0 0 1 1 0 ANTI SHOCK ON ANTI SHOCK OFF BRAKE ON BRAKE OFF TRACKING GAIN NORMAL TRACKING GAIN UP TRACKING GAIN UP FILTER SELECT 1 TRACKING GAIN UP FILTER SELECT 2 : don't care 1 TRACKING CONTROL 0001 Table 5-17. - 151 - CXD3027R 5-13. COUT Signal The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by loading the MIRR signal at both edges of the TZC signal. The used TZC signal can be selected from among three different phases according to the COUT signal application. * HPTZC: For 1-track jumps Fast phase COUT signal generation with a fast phase TZC signal. (The TZC phase is advanced by a cut-off 1kHz digital HPF; when MCK = 128Fs.) * STZC: For COUT generation when MIRR is externally input and for applications other than COUT generation. This is generated by sampling the TE signal at 700kHz. (when MCK = 128Fs) * DTZC: For high-speed traverse Reliable COUT signal generation with a delayed phase STZC signal. Since it takes some time to generate the MIRR signal, it is necessary to delay the TZC signal in accordance with the MIRR signal delay during high-speed traverse. The COUT signal output method is switched with D15 and D14 of $3C. When D15 = 1: STZC When D15 = 0 and D14 = 0: HPTZC When D15 = 0 and D14 = 1: DTZC When DTZC is selected, the delay can be selected from two values with D14 of $36. 5-14. Serial Readout Circuit The following measurement and adjustment results specified beforehand by serial command $39 can be read out from the SENS pin by inputting the readout clock to the SCLK pin. (See Fig. 5-18, Table 5-19 and "Description of SENS Signals".) Specified commands $390C: VC AVRG measurement result $3908: FE AVRG measurement result $3904: TE AVRG measurement result $391F: RF AVRG measurement result XLAT tDLS tSPW $3953: FCS AGCNTL coefficient result $3963: TRK AGCNTL coefficient result $391C: TRVSC adjustment result $391D: FBIAS register value SCLK 1/fSCLK Serial Readout Data (SENS pin) ... MSB ... LSB Fig. 5-18. Item SCLK frequency SCLK pulse width Delay time Symbol fSCLK Min. Typ. Max. 16 31.3 15 Table 5-19. During readout, the upper 8 bits of the command register must be 39 (h). - 152 - Unit MHz ns s tSPW tDLS CXD3027R 5-15. Writing to Coefficient RAM The coefficient RAM can be rewritten by $34. All coefficients have default values in the built-in ROM, and transfer from the ROM to the RAM is completed approximately 40s (when MCK = 128Fs) after the XRST pin rises. (The coefficient RAM cannot be rewritten during this period.) After that, the characteristics of each built-in filter can be finely adjusted by rewriting the data for each address of the coefficient RAM. The coefficient rewrite command is comprised of 24 bits, with D14 to D8 of $34 as the address (D15 = 0) and D7 to D0 as the data. Coefficient rewriting is completed 11.3s (when MCK = 128Fs) after the command is received. When rewriting multiple coefficients continuously, be sure to wait 11.3s (when MCK = 128Fs) before sending the next rewrite command. 5-16. PWM Output FCS, TRK and SLD PWM format outputs are described below. In particular, FCS and TRK use a double oversampling noise shaper. Timing Chart 5-20 and Fig. 5-21 show examples of output waveforms and drive circuits. MCK (5.6448MHz) SLD 64tMCK SFDR SRDR AtMCK AtMCK 64tMCK 64tMCK Output value +A Output value -A Output value 0 FCS/TRK 32tMCK FFDR/ TFDR FRDR/ TRDR A tMCK 2 32tMCK A tMCK 2 A tMCK 2 A tMCK 2 32tMCK 32tMCK 32tMCK 32tMCK tMCK = 1 180ns 5.6448MHz Timing Chart 5-20. VCC R R RDR FDR R R VEE DRV Fig. 5-21. Drive Circuit - 153 - CXD3027R 5-17. Servo Status Changes Produced by LOCK Signal When the LOCK signal becomes low, the TRK servo switches to the gain-up mode and the SLD servo turns off in order to prevent SLD free-running. Setting D6 (LKSW) of $38 to 1 deactivates this function. In other words, neither the TRK servo nor the SLD servo change even when the LOCK signal becomes low. This enables microcomputer control. 5-18. Description of Commands and Data Sets $34 D15 0 D14 KA6 D13 KA5 D12 KA4 D11 KA3 D10 KA2 D9 KA1 D8 KA0 D7 KD7 D6 KD6 D5 KD5 D4 KD4 D3 KD3 D2 KD2 D1 KD1 D0 KD0 When D15 = 0. KA6 to KA0: Coefficient address KD7 to KD0: Coefficient data $348 (preset: $348 000) D15 1 D14 0 D13 0 D12 0 D11 D10 D9 D8 D7 0 D6 0 D5 0 D4 D3 D2 D1 0 D0 0 PGFS1 PGFS0 PFOK1 PFOK0 MRS MRT1 MRT0 These commands set the GFS signal hold time. The hold time is inversely proportional to the playback speed. PGFS1 0 0 1 1 PGFS0 0 1 0 1 Processing High when the frame sync is at the correct timing, low when not the correct timing. High when the frame sync is at the correct timing, low when continuously not the correct timing for 2ms or longer. High when the frame sync is at the correct timing, low when continuously not the correct timing for 4ms or longer. High when the frame sync is at the correct timing, low when continuously not the correct timing for 8ms or longer. These commands set the FOK signal hold time. See $3B for the FOK slice level. These are the values when MCK = 128Fs, and the hold time is inversely proportional to the MCK setting. PFOK1 0 0 1 1 PFOK0 0 1 0 1 Processing High when the RFDC value is higher than the FOK slice level, low when lower than the FOK slice level. High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 4.35ms or more. High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 10.16ms or more. High when the RFDC value is higher than the FOK slice level, low when continuously lower than the FOK slice level for 21.77ms or more. - 154 - CXD3027R MRS: MRT1, 0: This command switches the time constant for generating the MIRR comparator level of the MIRR generation circuit. When 0, the time constant is normal. (default) When 1, the time constant is longer than normal. The time during which MIRR = high due to the effects of RFDC signal pulse noise, etc., can be suppressed by setting MRS = 1. These commands limit the time while MIRR = high. MRT2 0 0 1 1 MRT1 0 1 0 1 : preset MIRR maximum time [ms] No time limit 1.10 2.20 4.00 $34A (preset: $34A 150) D15 1 D14 0 D13 1 D12 0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 0 D1 0 D0 0 A/D COPY EMPH CAT DOUT DOUT DOUT WIN DOUT SEL EN D b8 EN1 DMUT WOD EN EN2 Command bit A/DSEL = 0 A/DSEL = 1 Processing Bit 1 of the channel status data is output as audio data. Bit 1 of the channel status data is output as other than audio data. Command bit COPY EN1 = 0 COPY EN1 = 1 Processing Bit 2 of the channel status data is output as digital copy prohibited. Bit 2 of the channel status data is output as digital copy enabled. Command bit EMPH D = 0 EMPH D = 1 Processing Bit 3 of the channel status data is output as without pre-emphasis. Bit 3 of the channel status data is output as with pre-emphasis. Command bit CAT b8 = 0 CAT b8 = 1 Processing Bit 8 of the channel status data is output as 0. Bit 8 of the channel status data is output as 1. Command bit DOUT EN = 0 DOUT EN = 1 Processing The DOUT signal, generated from the PCM data read out from the disc, is output. The DOUT signal, generated from the DA interface input, is output. - 155 - CXD3027R $34A commands cont. Command bit DOUT DMUT = 0 Digital Out output is normally output. Processing DOUT DMUT = 1 All the audio data portions are output in zero, with Digital Out output as it is. Command bit DOUT WOD = 0 The DOUT sync window is not open. DOUT WOD = 1 The DOUT sync window is open. Processing Command bit WIN EN = 0 WIN EN = 1 Processing Automatic synchronization to the input LRCK to match the phase with the internal processing is disabled. Automatic synchronization to the input LRCK to match the phase with the internal processing is enabled. Command bit DOUT EN2 = 0 DOUT EN2 = 1 Processing Set to 0 when not generating Digital Out from the DA interface input. Set to 1 when generating Digital Out from the DA interface input. DOUT EN1 0 0 0 0 0 0 0 0 0 1 DOUT DMUT -- -- -- -- -- -- -- -- -- 0 MD2 pin 0 1 1 1 1 1 1 1 1 -- Other mute conditions -- 0 0 0 0 1 1 1 1 -- DOUT Mute -- 0 0 1 1 0 0 1 1 -- DOUT Mute F -- 0 1 0 1 0 1 0 1 -- DOUT output OFF 0dB The output from the PCM data read out from a disc. - dB The output from the PCM data read out from a disc. 0dB The output from the DA interface input. - dB The output from the DA interface input. --: don't care 1 1 -- -- -- -- See "Mute conditions" (1) and (3) to (5) of $AX commands for the other mute conditions. See $8 commands for DOUT Mute and DOUT Mute F. - 156 - CXD3027R $34B (preset: $34B 000) D15 1 D14 0 D13 1 D12 1 D11 D10 D9 0 D8 0 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 0 SFBK1 SFBK2 The low frequency can be boosted for brake operation. See 5-12 for brake operation. SFBK1: SFBK2: When 1, brake operation is performed by setting the LowBooster-1 input to 0. This is valid only when TLB1ON = 1. Preset is 0. When 1, brake operation is performed by setting the LowBooster-2 input to 0. This is valid only when TLB2ON = 1. Preset is 0. $34C (preset: $34C 000) D15 1 D14 1 D13 0 D12 0 D11 D10 D9 D8 D7 D6 0 D5 D4 D3 D2 D1 D0 THBON FHBON TLB1ON FLB1ON TLB2ON HBST1 HBST0 LB1S1 LB1S0 LB2S1 LB2S0 These bits turn on the boost function. (See 5-20. Filter Composition.) There are five boosters (three for the TRK filter and two for the FCS filter) which can be turned on and off independently. THBON: FHBON: TLB1ON: FLB1ON: TLB2ON: When 1, the high frequency is boosted for the TRK filter. Preset is 0. When 1, the high frequency is boosted for the FCS filter. Preset is 0. When 1, the low frequency is boosted for the TRK filter. Preset is 0. When 1, the low frequency is boosted for the FCS filter. Preset is 0. When 1, the low frequency is boosted for the TRK filter. Preset is 0. The difference between TLB1ON and TLB2ON is the position where the low frequency is boosted. For TLB1ON, the low frequency is boosted before the TRK jump, and for TLB2ON, after the TRK jump. The following commands set the boosters. (See 5-20. Filter Composition.) HBST1, HBST0: TRK and FCS HighBooster setting. HighBooster has the configuration shown in Fig. 5-22a, and can select three different combinations of coefficients BK1, BK2 and BK3. (See Table 5-23a.) An example of characteristics is shown in Fig. 5-24a. These characteristics are the same for both the TRK and FCS filters. The sampling frequency is 88.2kHz (when MCK = 128Fs). LB1S1, LB1S0: TRK and FCS LowBooster-1 setting. LowBooster-1 has the configuration shown in Fig. 5-22b, and can select three different combinations of coefficients BK4, BK5 and BK6. (See Table 5-23b.) An example of characteristics is shown in Fig. 5-24b. These characteristics are the same for both the TRK and FCS filters. The sampling frequency is 88.2kHz (when MCK = 128Fs). LB2S1, LB2S0: TRK LowBooster-2 setting. LowBooster-2 has the configuration shown in Fig. 5-22c, and can select three different combinations of coefficients BK7, BK8 and BK9. (See Table 5-23c.) An example of characteristics is shown in Fig. 5-24c. This booster is used exclusively for the TRK filter. The sampling frequency is 88.2kHz (when MCK = 128Fs). Note) Fs = 44.1kHz - 157 - CXD3027R BK3 Z-1 BK1 Z-1 BK2 HighBooster setting HBST1 0 1 1 HBST0 -- 0 1 BK1 -120/128 -124/128 -126/128 BK2 96/128 112/128 120/128 BK3 2 2 2 Fig. 5-22a Table 5-23a BK6 Z-1 BK4 Z-1 BK5 LowBooster-1 setting LB1S1 0 1 1 LB1S0 -- 0 1 BK4 -255/256 -511/512 -1023/1024 BK5 1023/1024 2047/2048 4095/4096 BK6 1/4 1/4 1/4 Fig. 5-22b Table 5-23b BK9 Z-1 BK7 Z-1 BK8 LowBooster-12 setting LB2S1 0 1 1 LB2S0 -- 0 1 BK7 -255/256 -511/512 -1023/1024 BK8 1023/1024 2047/2048 4095/4096 BK9 1/4 1/4 1/4 Fig. 5-22c Table 5-23c - 158 - CXD3027R 15 12 9 3 6 3 2 1 Gain [dB] 0 -3 -6 -9 -12 -15 1 10 100 Frequency [Hz] 1k 10k +90 +72 3 2 1 +36 Phase [degree] 0 -36 -72 -90 1 10 100 Frequency [Hz] 1k 10k Fig. 5-24a. Servo HighBooster characteristics [FCS, TRK] (MCK = 128Fs) 1 HBST1 = 0 2 HBST1 = 1, HBST0 = 0 - 159 - 3 HBST1 = 1, HBST0 = 1 CXD3027R 15 12 9 6 3 Gain [dB] 3 0 -3 -6 -9 -12 -15 2 1 1 10 100 Frequency [Hz] 1k 10k +90 +72 +36 Phase [degree] 3 0 2 1 -36 -72 -90 1 10 100 Frequency [Hz] 1k 10k Fig. 5-24b. Servo LowBooster-1 characteristics [FCS, TRK] (MCK = 128Fs) 1 LB1S1 = 0 2 LB1S1 = 1, LB1S0 = 0 - 160 - 3 LB1S1 = 1, LB1S0 = 1 CXD3027R 15 12 9 6 3 Gain [dB] 3 0 -3 -6 -9 -12 -15 2 1 1 10 100 Frequency [Hz] 1k 10k +90 +72 +36 Phase [degree] 3 0 2 1 -36 -72 -90 1 10 100 Frequency [Hz] 1k 10k Fig. 5-24c. Servo LowBooster-2 characteristics [TRK] (MCK = 128Fs) 1 LB2S1 = 0 2 LB2S1 = 1, LB2S0 = 0 - 161 - 3 LB2S1 = 1, LB2S0 = 1 CXD3027R $34E (preset: $34E000) D15 1 IDFSL3: D14 1 D13 1 D12 0 D11 D10 D9 D8 D7 0 D6 0 D5 D4 D3 0 D2 0 D1 0 D0 INVRFDC IDFSL3 IDFSL2 IDFSL1 IDFSL0 IDFT1 IDFT0 New DFCT detection output setting. When 0, only the DFCT signal described in 5-9 is detected and output from the DFCT pin. (default) When 1, the DFCT signal described in 5-9 and the new DFCT signal are switched and output from the DFCT pin. The switching timing is as follows. When the 5-9 DFCT signal is low, the new DFCT signal is output from the DFCT pin. When the 5-9 DFCT signal is high, this DFCT signal is output from the DFCT pin. In addition, the time at which the new DFCT signal can be output after the 5-9 DFCT signal switches to low can also be set. (See IDFT1, 0 of $34E.) IDFSL3 0 0 1 1 5-9 DFCT L H L H DFCT pin 5-9 DFCT 5-9 DFCT New DFCT 5-9 DFCT IDFSL2: IDFSL1: IDFSL0: IDFT1, 0: New DFCT detection time setting. DFCT = high is held for a certain time after new DFCT detection. This command sets that time. When 0, a long hold time. (default) When 1, a short hold time. New DFCT detection sensitivity setting. When 0, a high detection sensitivity. (default) When 1, a low detection sensitivity. New DFCT release sensitivity setting. When 0, a high release sensitivity. (default) When 1, a low release sensitivity. These commands set the time at which the new DFCT signal can be output (output prohibited time) after the 5-9 DFCT signal switches to low. IDFT1 0 0 1 1 IDFT0 0 1 0 1 : preset New DFCT signal output prohibited time 204.08s 294.78s 408.16s 612.24s INVRFDC: RFDC signal polarity inverted input setting. When 0, the RFDC signal polarity is set to non-inverted. (default) When 1, the RFDC signal polarity is set to inverted. - 162 - CXD3027R $34F D15 1 D14 1 D13 1 D12 1 D11 1 D10 0 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 -- FBL9 FBL8 FBL7 FBL6 FBL5 FBL4 FBL3 FBL2 FBL1 When D15 = D14 = D13 = D12 = D11 = 1 ($34F) D10 = 0 FBIAS LIMIT register write FBL9 to FBL1: Data; data compared with FB9 to FB1, FBL9 = MSB. When using the FBIAS register in counter mode, counter operation stops when the value of FB9 to FB1 matches with FBL9 to FBL1. D15 1 D14 1 D13 1 D12 1 D11 0 D10 1 D9 FB9 D8 FB8 D7 FB7 D6 FB6 D5 FB5 D4 FB4 D3 FB3 D2 FB2 D1 FB1 D0 -- When D15 = D14 = D13 = D12 = 1 ($34F) D11 = 0, D10 = 1 FBIAS register write FB9 to FB1: Data; two's complement data, FB9 = MSB. For FE input conversion, FB9 to FB1 = 011111111 corresponds to 255/256 x VDD/4 and FB9 to FB1 = 100000000 to -256/256 x VDD/4 respectively. (VDD: supply voltage) D15 1 D14 1 D13 1 D12 1 D11 0 D10 0 D9 TV9 D8 TV8 D7 TV7 D6 TV6 D5 TV5 D4 TV4 D3 TV3 D2 TV2 D1 TV1 D0 TV0 When D15 = D14 = D13 = D12 = 1 ($34F) D11 = 0, D10 = 0 TRVSC register write TV9 to TV0: Data; two's complement data, TV9 = MSB. For TE input conversion, TV9 to TV0 = 0011111111 corresponds to 255/256 x VDD/4 and TV9 to TV0 = 1100000000 to -256/256 x VDD/4 respectively. (VDD: supply voltage) Notes) * When the TRVSC register is read out, the data length is 9 bits. At this time, data corresponding to each bit TV8 to TV0 during external write are read out. * When reading out internally measured values and then writing these values externally, set TV9 the same as TV8. - 163 - CXD3027R $35 (preset: $35 58 2D) D15 FT1 D14 FT0 D13 FS5 D12 FS4 D11 FS3 D10 FS2 D9 FS1 D8 FS0 D7 FTZ D6 FG6 D5 FG5 D4 FG4 D3 FG3 D2 FG2 D1 FG1 D0 FG0 FT1, FT0, FTZ: Focus search-up speed Default value: 010 (0.673 x VDDV/s) Focus drive output conversion FT1 0 0 1 1 0 0 1 1 FT0 0 1 0 1 0 1 0 1 FTZ 0 0 0 0 1 1 1 1 Focus search speed [V/s] 1.35 x VDD 0.673 x VDD 0.449 x VDD 0.336 x VDD 1.79 x VDD 1.08 x VDD 0.897 x VDD 0.769 x VDD : preset, VDD: PWM driver supply voltage FS5 to FS0: FG6 to FG0: Focus search limit voltage Default value: 011000 ((1 24/64) x VDD/2, VDD: PWM driver supply voltage) Focus drive output conversion AGF convergence gain setting value Default value: 0101101 $36 (preset: $36 0E 2E) D15 D14 D13 D12 TJ4 D11 TJ3 D10 TJ2 D9 TJ1 D8 D7 D6 D5 TG5 D4 TG4 D3 TG3 D2 TG2 D1 TG1 D0 TG0 TDZC DTZC TJ5 TDZC: TJ0 SFJP TG6 DTZC: TJ5 to TJ0: SFJP: TG6 to TG0: Selects the TZC signal for generating the TRKCNCL signal during brake circuit operation. When 0, the edge of the HPTZC or STZC signal, whichever has the faster phase, is used. When 1, the edge of the HPTZC, STZC signal or the tracking drive signal zero-cross, whichever has the faster phase, is used. (See 5-12.) DTZC delay (8.5/4.25s, when MCK = 128Fs) Default value: 0 (4.25s) Track jump voltage Default value: 001110 ((1 14/64) x VDD/2, VDD: PWM driver supply voltage) Tracking drive output conversion Surf jump mode on/off The tracking PWM output is generated by adding the tracking filter output and TJReg (TJ5 to TJ0), by setting D7 to 1 (on) AGT convergence gain setting value Default value: 0101110 - 164 - CXD3027R $37 (preset: $37 50 BA) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 FZSH FZSL SM5 SM4 SM3 SM2 SM1 SM0 AGS AGJ AGGF AGGT AGV1 AGV2 AGHS AGHT FZSH, FZSL: FZC (Focus Zero Cross) slice level Default value: 01 (1/8 x VDD/2, VDD: supply voltage); FE input conversion FZSH 0 0 1 1 FZSL 0 1 0 1 Slice level 1/4 x VDD/2 1/8 x VDD/2 1/16 x VDD/2 1/32 x VDD/2 : preset SM5 to SM0: Sled move voltage Default value: 010000 ((1 16/64) x VDD/2, VDD: PWM driver supply voltage) Sled drive output conversion AGCNTL self-stop on/off Default value: 1 (on) AGCNTL convergence completion judgment time during low sensitivity adjustment (31/63ms, when MCK = 128Fs) Default value: 0 (63ms) Focus AGCNTL internally generated sine wave amplitude (small/large) Default value: 1 (large) Tracking AGCNTL internally generated sine wave amplitude (small/large) Default value: 1 (large) FE/TE input conversion AGGF AGGT 0 (small) 1/32 x VDD/2 1 (large) 1/16 x VDD/2 0 (small) 1/16 x VDD/2 1 (large) 1/8 x VDD/2 : preset AGV1: AGV2: AGHS: AGHT: AGCNTL convergence sensitivity during high sensitivity adjustment; high/low Default value: 1 (high) AGCNTL convergence sensitivity during low sensitivity adjustment; high/low Default value: 0 (low) AGCNTL high sensitivity adjustment on/off Default value: 1 (on) AGCNTL high sensitivity adjustment time (128/256ms, when MCK = 128Fs) Default value: 0 (256ms) AGS: AGJ: AGGF: AGGT: - 165 - CXD3027R $38 (preset: $38 00 00) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 VCLM VCLC FLM FLC0 RFLM RFLC AGF AGT DFSW LKSW TBLM TCLM FLC1 TLC2 TLC1 TLC0 DC offset cancel. See 5-3. VCLM: VC level measurement (on/off) VCLC: VC level compensation for FCS In register (on/off) FLM: Focus zero level measurement (on/off) FLC0: Focus zero level compensation for FZC register (on/off) RFLM: RF zero level measurement (on/off) RFLC: RF zero level compensation (on/off) Automatic gain control. See 5-6. AGF: Focus auto gain adjustment (on/off) AGT: Tracking auto gain adjustment (on/off) Misoperation prevention circuit DFSW: Defect disable switch (on/off) Setting this switch to 1 (on) disables the defect countermeasure circuit. LKSW: Lock switch (on/off) Setting this switch to 1 (on) disables the sled free-running prevention circuit. DC offset cancel. See 5-3. TBLM: Traverse center measurement (on/off) TCLM: Tracking zero level measurement (on/off) FLC1: Focus zero level compensation for FCS In register (on/off) TLC2: Traverse center compensation (on/off) TLC1: Tracking zero level compensation (on/off) TLC0: VC level compensation for TRK/SLD In register (on/off) Note) Commands marked with are accepted every 2.9ms. (when MCK = 128Fs) All commands are on when 1. - 166 - CXD3027R $39 (preset: $390000) D15 D14 D13 SD5 D12 SD4 D11 SD3 D10 SD2 D9 SD1 D8 SD0 DAC SD6 When $3A command SVDA = 0 DAC: Serial data readout DAC mode setting. When 0, serial data cannot be read out. (default) When 1, serial data can be read out. SD6 to SD0: These bits select the serial readout data. D14 SD6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 D13 SD5 D12 SD4 D11 SD3 D10 SD2 D9 SD1 D8 SD0 Coefficient RAM data Data RAM data 1 0 1 0 0 1 0 1 1 0 1 0 RF AVRG register RFDC input signal FCS Bias register TRVSC register DFCT count VC AVRG register FE AVRG register TE AVRG register RFDC (Bottom) RFDC (Peak) RFDC (Peak - Bottom) FE input signal TE input signal SE input signal VC input signal Readout data Readout data length 8 bits 16 bits 8 bits 8 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits 9 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits : don't care Note) When $3A SVDA is changed, select the readout data again. Coefficient RAM address Data RAM address 1 1 1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 1 0 0 0 1 0 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 0 0 - 167 - CXD3027R When $3A command SVDA = 1 DAC: This command selects whether to set readout data for the left or right channel. When 0, right channel readout data is selected. (default) When 1, left channel readout data is selected. SD6 to SD0: These bits select the data to be output from the left or right channel. D14 SD6 0 0 0 0 0 0 1 2 0 0 0 0 0 0 D13 SD5 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 D12 SD4 D11 SD3 D10 SD2 D9 SD1 D8 SD0 Data RAM data 1 0 1 0 1 0 1 0 RF AVRG register RFDC input signal FCS Bias register TRVSC register VC AVRG register FE AVRG register TE AVRG register FE input signal TE input signal SE input signal VC input signal Readout data Readout data length 16 bits 8 bits 8 bits 9 bits 9 bits 9 bits 9 bits 9 bits 8 bits 8 bits 8 bits 8 bits Data RAM address 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 0 1 0 0 0 0 1 1 0 0 1 1 0 0 : don't care 1 Right channel preset 2 Left channel preset Note) Coefficient RAM data cannot be output from the audio DAC side. Do not output RFDC (peak, bottom, peak-bottom) or the DFCT count from the audio DAC side. When $3A SVDA is changed, select the readout data again. The DFCT count counts the number of times the DFCT signal rises while $3994 is set. Readout outputs the DFCT count at that time. - 168 - CXD3027R $3A (preset: $3A0000) D15 0 FBON: FBSS FBUP D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 FBON FBSS FBUP FBV1 FBV0 FIFZC TJD0 FPS1 FPS0 TPS1 TPS0 SVDA SJHD INBK MTI0 FBIAS (focus bias) register operation setting. FBON 0 1 1 1 FBSS 0 0 1 1 FBUP -- -- 0 1 Processing FBIAS (focus bias) register addition off. FBIAS (focus bias) register addition on. FBIAS register acts as a down counter. FBIAS register acts as an up counter. FBV1, FBV0: FBIAS (focus bias) counter voltage switching. The number of FCS BIAS count-up/-down steps per cycle is decided by these bits. FBV1 0 0 1 1 FBV0 0 1 0 1 Number of steps per cycle 1 2 4 8 The counter changes once for each sampling cycle of the focus servo filter. When MCK is 128Fs, the sampling frequency is 88.2kHz. When converted to FE input, 1 step is approximately 1/29 x VDD/2, : preset VDD = supply voltage. This selects the FZC slice level setting command. When 0, the FZC slice level is determined by the $37 FZSH and FZSL setting values. (default) When 1, the FZC slice level is determined by the $3F8 FIFZB3 to FIFZB0 and FIFZA3 to FIFZA0 setting values. This allows more detailed setting and the addition of hysteresis compared to the $37 FZSH and FZSL setting. TJDO: This sets the tracking servo filter data RAM to 0 when switched from track jump to servo on only when SFJP = 1 (during surf jump operation). FPS1, FPS0: Gain setting when transferring data from the focus filter to the PWM block. TPS1, TPS0: Gain setting when transferring data from the tracking filter to the PWM block. These are effective for increasing the overall gain in order to widen the servo band, etc. Operation when FPS1, FPS0 (TPS1, TPS0) = 00 is the same as usual (7-bit shift). However, 6dB, 12dB and 18dB can be selected independently for focus and tracking by setting the relative gain to 0dB when FPS1, FPS0 (TPS1, TPS0) = 00. FPS1 0 0 1 1 FPS0 0 1 0 1 Relative gain 0dB +6dB +12dB +18dB TPS1 0 0 1 1 TPS0 0 1 0 1 Relative gain 0dB +6dB +12dB +18dB : preset - 169 - FIFZC: CXD3027R SVDA: SJHD: INBK: MTI0: This allows the data set by the $39 command to be output through the audio DAC. When 0, audio is output. (default) When 1, the data set by the $39 command is output. This holds the tracking filter output at the value when surf jump starts during surf jump. When INBK = 0 (off), the brake circuit masks the tracking drive signal with the TRKCNCL signal which is generated by taking the MIRR signal at the TZC edge. When INBK = 1 (on), the tracking filter input is masked instead of the drive output. The tracking filter input is masked when the MIRR signal is high by setting MTI0 = 1 (on). $3B (preset: $3B E0 50) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 0 D1 0 D0 0 SFO2 SFO1 SDF2 SDF1 MAX2 MAX1 SFOX BTF D2V2 D2V1 D1V2 D1V1 RINT SFOX, SFO2, SFO1: FOK slice level Default value: 011 (28/256 x VDD/2, VDD = supply voltage) RFDC input conversion SFOX 0 0 0 0 1 1 1 1 SFO2 0 0 1 1 0 0 1 1 SFO1 0 1 0 1 0 1 0 1 Slice level 16/256 x VDD/2 20/256 x VDD/2 24/256 x VDD/2 28/256 x VDD/2 32/256 x VDD/2 40/256 x VDD/2 48/256 x VDD/2 56/256 x VDD/2 : preset SDF2, SDF1: DFCT slice level Default value: 10 (0.0313 x VDD) RFDC input conversion SDF2 0 0 1 1 SDF1 0 1 0 1 Slice level 0.0156 x VDD 0.0234 x VDD 0.0313 x VDD 0.0391 x VDD : preset, VDD: supply voltage MAX2, MAX1: DFCT maximum time (MCK = 128Fs) Default value: 00 (no timer limit) MAX2 0 0 1 1 MAX1 0 1 0 1 DFCT maximum time No timer limit 2.00ms 2.36 2.72 : preset - 170 - CXD3027R Bottom hold double-speed count-up mode for MIRR signal generation On/off (default: off) On when 1. D2V2, D2V1: Peak hold 2 for DFCT signal generation Count-down speed setting Default value: 01 (0.086 x VDD/ms, 44.1kHz) [V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter. D2V2 0 0 1 1 D2V1 0 1 0 1 Count-down speed [V/ms] 0.0431 x VDD 0.0861 x VDD 0.172 x VDD 0.344 x VDD [kHz] 22.05 44.1 88.2 176.4 BTF: : preset, VDD: supply voltage D1V2, D1V1: Peak hold 1 for DFCT signal generation Count-down speed setting Default value: 01 (0.688 x VDD/ms, 352.8kHz) [V/ms] unit items indicate RFDC input conversion; [kHz] unit items indicate the operating frequency of the internal counter. D1V2 0 0 1 1 D1V1 0 1 0 1 Count-down speed [V/ms] 0.344 x VDD 0.688 x VDD 1.38 x VDD 2.75 x VDD [kHz] 176.4 352.8 705.6 1411.2 : preset, VDD: supply voltage RINT: This initializes the initial-stage registers of the circuits which generate MIRR, DFCT and FOK. - 171 - CXD3027R $3C (preset: $3C 00 80) D15 D14 D13 D12 D11 D10 D9 D8 0 D7 D6 D5 D4 D3 0 D2 0 D1 0 D0 0 COSS COTS CETZ CETF COT2 COT1 MOT2 BTS1 BTS0 MRC1 MRC0 COSS, COTS: These select the TZC signal used when generating the COUT signal. COSS 1 0 0 COTS -- 0 1 TZC STZC HPTZC DTZC : preset, --: don't care STZC is the TZC generated by sampling the TE signal at 700kHz. (when MCK = 128Fs) DTZC is the delayed phase STZC. (The delay time can be selected by D14 of $36.) HPTZC is the fast phase TZC passed through a HPF with a cut-off frequency of 1kHz. See 5-13. CETZ: Normally, the input from the TE pin enters the TRK filter and is used to generate the TZC signal. However, the input from the CE pin can also be used. This function is for the center error servo. When 0, the TZC signal is generated by using the signal input to the TE pin. When 1, the TZC signal is generated by using the signal input to the CE pin. When 0, the signal input to the TE pin is input to the TRK servo filter. When 1, the signal input to the CE pin is input to the TRK servo filter. CETF: These commands output the TZC signal. COT2, COT1: The COUT signal is replaced by the TZC signal. Concretely, the TZC signal is output from the COUT pin and the TZC signal is used for auto sequence instead of the COUT signal. COT2 1 0 0 COT1 -- 1 0 COUT pin output STZC HPTZC COUT MOT2: : preset, --: don't care The MIRR signal is replaced by the STZC signal. Concretely, the STZC signal is output from the MIRR pin and the STZC signal is used for generating the COUT signal instead of the MIRR signal. These commands set the MIRR signal generation circuit. BTS1, BTS0: These set the count-up speed for the bottom hold value of the MIRR generation circuit. The time per step is approximately 708ns (when MCK = 128Fs). The preset value is BTS1 = 1, BTS0 = 0 like the CXD2586R. These bits are valid only when BTF of $3B is 0. MRC1, MRC0: These set the minimum pulse width for masking the MIRR signal of the MIRR generation circuit. As noted in 5-9, the MIRR signal is generated by comparing the waveform obtained by subtracting the bottom hold value from the peak hold value with the MIRR comparator level. Strictly speaking, however, for MIRR to become high, these levels must be compared continuously for a certain time. These bits set that time. The preset value is MRC1 = 0, MRC0 = 0 like the CXD2586R. BTS1 BTS0 0 0 1 1 0 1 0 1 Number of count-up steps per cycle 1 2 4 8 MRC1 MRC0 0 0 1 1 0 1 0 1 Setting time [s] 5.669 11.338 22.675 45.351 : preset (when MCK = 128Fs) - 172 - CXD3027R $3D (preset: $3D 00 00) D15 D14 D13 D12 D11 D10 D9 D8 D7 0 D6 0 D5 0 D4 0 D3 0 D2 0 D1 0 D0 0 SFID SFSK THID THSK ABEF TLD2 TLD1 TLD0 SFID: SFSK: THID: THSK: ABEF: TLD0 to 2: SLED servo filter input can be obtained not from SLD in Reg, but from M0D, which is the TRK filter second-stage output. When the low frequency component of the tracking error signal obtained from the RF amplifier is attenuated, the low frequency can be amplified and input to the SLD servo filter. Only during TRK servo gain up2 operation, coefficient K30 is used instead of K00. Normally, the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gain up2, and error occurs in the DC level at M0D. In this case, the DC level of the signal transmitted to M00 can be kept uniform by adjusting the K30 value even during the above switching. TRK hold filter input can be obtained not from SLD in Reg, but from M0D, which is the TRK filter second-stage output. When signals other than the tracking error signal from the RF amplifier are input to the SE input pin, the signal transmitted from the TE pin can be obtained as TRK hold filter input. Only during TRK servo gain up2 operation, coefficient K46 is used instead of K40. Normally, the DC gain between the TE input pin and M0D changes for TRK filter gain normal and gain up2, and error occurs in the DC level at M0D. In this case, the DC level of the signal transmitted to M18 can be kept uniform by adjusting the K46 value even during the above switching. See "5-20. Filter Composition" regarding the SFID, SFSK, THID and THSK commands. The focus error (FE) and tracking error (TE) can be generated internally. When 0, the FE and TE signal input mode results. Input each error signal through the FE and TE pins. (default) When 1, the FE and TE signal generation mode results and the FE and TE signals are generated internally. These turn on and off SLD filter correction independently of the TRK filter. See $38 (TLC0 to TLC2) and Fig. 5-3. TLC2 0 1 TLD2 -- 0 1 Traverse center correction TRK filter OFF ON ON SLD filter OFF ON OFF TLC1 0 1 TLD1 -- 0 1 Tracking zero level correction TRK filter OFF ON ON SLD filter OFF ON OFF TLC0 0 1 TLD0 -- 0 1 VC level correction TRK filter OFF ON ON SLD filter OFF ON OFF : preset, --: don't care - 173 - CXD3027R * Input coefficient sign inversion when SFID = 1 and THID = 1 The preset coefficients for the TRK filter are negative for input and positive for output. With this, the CXD3027R outputs servo drives which have the reversed phase of input errors. Negative input coefficient TE K19 TRK filter Positive output coefficient K22 Negative input coefficient SE K00 SLD filter Positive output coefficient K05 Positive input coefficient TRK Hold K40 TRK Hold filter Positive output coefficient K45 When SFID = 1, the TRK filter negative input coefficient is applied to the SLD filter, so the SLD input coefficient (K00) sign must be inverted. (For example, inverting the sign for coefficient K00: E0h results in 20h.) For the same reason, when THID = 1, the TRK hold input coefficient (K40) sign must be inverted. Negative input coefficient TE K19 TRK filter MOD Positive output coefficient K22 Positive input coefficient SE K00 SLD filter Positive output coefficient K05 Negative input coefficient TRK Hold K40 TRK Hold filter Positive output coefficient K45 For TRK servo gain normal See 5-20. Filter Composition". - 174 - CXD3027R $3E (preset: $3E 00 00) D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 0 D4 D3 D2 D1 D0 F1NM F1DM F3NM F3DM T1NM T1UM T3NM T3UM DFIS TLCD LKIN COIN MDFI MIRI XT1D F1NM, F1DM: Quasi double accuracy setting for FCS servo filter first-stage On when 1; default is 0. F1NM: Gain normal F1DM: Gain down T1NM, T1UM: Quasi double accuracy setting for TRK servo filter first-stage On when 1; default is 0. T1NM: Gain normal T1UM: Gain up F3NM, F3DM: Quasi double accuracy setting for FCS servo filter third-stage On when 1; default is 0. Generally, the advance amount of the phase increases by partially setting the FCS servo thirdstage filter which is used as the phase compensation filter to double accuracy. F3NM: Gain normal F3DM: Gain down T3NM, T3UM: Quasi double accuracy setting for TRK servo filter third-stage On when 1; default is 0. Generally, the advance amount of the phase increases by partially setting the TRK servo thirdstage filter which is used as the phase compensation filter to double accuracy. T3NM: Gain normal T3UM: Gain up Note) Filter first- and third-stage quasi double accuracy settings can be set individually. See "5-20 Filter Composition" at the end of this specification concerning quasi double accuracy. DFIS: FCS hold filter input extraction node selection 0: M05 (Data RAM address 05); default 1: M04 (Data RAM address 04) This command masks the TLC2 command set by D2 of $38 only when FOK is low. On when 1; default is 0 When 0, the internally generated LOCK signal is output to the LOCK pin. (default) When 1, the LOCK signal can be input from an external source to the LOCK pin. When 0, the internally generated COUT signal is output to the COUT pin. (default) When 1, the COUT signal can be input from an external source to the COUT pin. TLCD: LKIN: COIN: The MIRR, DFCT and FOK signals can also be input from an external source. MDFI: When 0, the MIRR, DFCT and FOK signals are generated internally. (default) When 1, the MIRR, DFCT and FOK signals can be input from an external source through the MIRR, DFCT and FOK pins. MIRI: When 0, the MIRR signal is generated internally. (default) When 1, the MIRR signal can be input from an external source through the MIRR pin. MDFI 0 0 1 MIRI 0 1 -- MIRR, DFCT and FOK are all generated internally. MIRR only is input from an external source. MIRR, DFCT and FOK are all input from an external source. : preset, --: don't care XT1D: The input to the servo master clock is used without being frequency-divided by setting XT1D to 1. This command takes precedence over the XTSL pin, XT2D and XT4D. See the description of $3F for XT2D and XT4D. - 175 - CXD3027R $3F (preset: $3F 00 00) D15 0 AGG4: D14 D13 D12 D11 0 D10 D9 D8 D7 0 D6 D5 D4 D3 D2 0 D1 D0 AGG4 XT4D XT2D DRR2 DRR1 DRR0 ASFG FTQ LPAS SRO1 AGHF ASOT This varies the amplitude of the internally generated sine wave using the AGGF and AGGT commands during AGC. When AGG4 = 0, the default is used. When AGG4 = 1, the setting is as shown in the table below. Sine wave amplitude AGG4 AGGF AGGT 0 0 1 -- -- 0 1 0 1 1 -- -- 0 1 0 1 0 1 FE input conversion 1/32 x VDD/2 1/16 x VDD/2 -- -- TE input conversion -- -- 1/16 x VDD/2 1/8 x VDD/2 1/64 x VDD/2 1/32 x VDD/2 1/16 x VDD/2 1/8 x VDD/2 : preset, --: don't care See $37 for AGGF and AGGT. The presets are AGG4 = 0, AGGF = 1 and AGGT = 1. XT4D, XT2D: MCK (digital servo master clock) frequency division ratio setting This command forcibly sets the frequency division ratio to 1/4, 1/2 or 1/1 when MCK is generated. See the description of $3E for XT1D. Also, see "5-2. Digital Servo Block Master Clock (MCK)". XT1D 0 1 0 0 XT2D 0 -- 1 0 XT4D 0 -- -- 1 Frequency division ratio According to XTSL 1/1 1/2 1/4 : preset, --: don't care DRR2 to DRR0: Partially clears the Data RAM values (0 write). The following values are cleared when 1 (on) respectively; default is 0 DRR2: M08, M09, M0A DRR1: M00, M01, M02 DRR0: M00, M01, M02 only when LOCK = low Note) Set DRR1 and DRR0 on for 50s or more. ASFG: When vibration detection is performed during anti-shock circuit operation, the FCS servo filter is forcibly set to gain normal status. On when 1; default is 0 FTQ: The slope of the output during focus search is 1/4 the conventional output slope. On when 1; default is 0 - 176 - CXD3027R LPAS: SRO1: Built-in analog buffer low-current consumption mode This mode reduces the total analog buffer current consumption for the VC, TE, SE and FE input analog buffers by using a single operational amplifier. On when 1; default is 0 Note) When using this mode, first check whether each error signal is properly A/D converted using data readout, etc. This command is used to continuously externally output various data inside the digital servo block which have been specified with the $39 command. (However, D15 (DAC) of $39 must be set to 1.) Digital output (SOCK, XOLT and SOUT) can be obtained from three specified pins by setting this command to 1. SRO1 = 1 SOLK XOLT SOUT Output from XPCK pin. Output from GFS pin. Output from XUGF pin. AGHF: ASOT: This halves the frequency of the internally generated sine wave during AGC. The anti-shock signal, which is internally detected, is output from the ATSK pin. Output when 1; default is 0. Vibration detection when a high signal is output for the anti-shock signal output. - 177 - CXD3027R $3F8 (preset: $3F8800) D15 1 D14 0 D13 0 D12 0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SYG3 SYG2 SYG1 SYG0 FIFZB3 FIFZB2 FIFZB1 FIFZB0 FIFZA3 FIFZA2 FIFZA1 FIFZA0 SYG3 to SYG0: These simultaneously set the focus drive, tracking drive and sled drive output gains. See the $AF and $CX commands for the spindle drive output gain setting. SYG3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 SYG2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 SYG1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 SYG0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 (- dB) 0.125 (-18.1dB) 0.250 (-12.0dB) 0.375 (-8.5dB) 0.500 (-6.0dB) 0.625 (-4.1dB) 0.750 (-2.5dB) 0.875 (-1.2dB) 1.000 (0.0dB) 1.125 (+1.0dB) 1.250 (+1.9dB) 1.375 (+2.8dB) 1.500 (+3.5dB) 1.625 (+4.2dB) 1.750 (+4.9dB) 1.875 (+5.5dB) : preset FIFZB3 to FIFZB0: This sets the slice level at which FZC changes from high to low. FIFZA3 to FIFZA0: This sets the slice level at which FZC changes from low to high. The FIFZB3 to FIFZB0 and FIFZA3 to FIFZA0 setting values are valid only when $3A FIFZC is 1. Set so that the FIFZB3 to FIFZB0 FIFZA3 to FIFZA0. Hysteresis can be added to the slice level by setting FIFZB3 to FIFZB0 < FIFZA3 to FIFZA0. FZC slice level = FIFZB3 to FIFZB0 or FIFZA3 to FIFZA0 setting value x 0.5 x VDD [V] 32 GAIN - 178 - CXD3027R Description of Data Readout SOCK (5.6448MHz) ... ... ... ... XOLT (88.2kHz) SOUT MSB ... LSB MSB ... LSB 16-bit register for serial/parallel conversion SOUT LSB 16-bit register for latch LSB To the 7-segment LED . . . . . To the 7-segment LED . MSB SOCK CLK CLK MSB Data is connected to the 7-segment LED by 4-bits at a time. This enables Hex display using four 7-segment LEDs. XOLT SOUT Serial data input D/A SOCK XOLT Analog output Offset adjustment, gain adjustment To an oscilloscope, etc. Clock input Latch enable input Waveforms can be monitored with an oscilloscope using a serial input-type D/A converter as shown above. - 179 - CXD3027R 5-19. List of Servo Filter Coefficients Fix indicates that normal preset values should be used. - 180 - CXD3027R - 181 - 5-20. Filter Composition The internal filter composition is shown below. K: Coefficient RAM address, M: Data RAM address FCS Servo Gain Normal fs = 88.2kHz M1F K0F M03 M05 M06 K11 K13 Z-1 K10 M07 Z-1 K0C 2-7 K0B K0D Note) Set the MSB bit of the K0B and K0D coefficients to 0. 2-7 27 K0E Z-1 Z-1 K08 K09 K0A M04 To FCS Hold K0F FCS AUTO Gain To FCS Hold M1E FCS Hold Reg2 DFCT FCS In Reg 2-1 K06 AGFON Sin ROM K06 FCS Servo Gain Down fs = 88.2kHz M1F K2B M03 M05 Z-1 K26 K28 2-7 K27 K29 2-7 K2A Z-1 K24 K25 Z-1 M04 To FCS Hold K2B To FCS Hold M06 Z-1 K2C K2D M1E FSC AUTO Gain M07 K13 FCS Hold Reg2 DFCT - 182 - Note) Set the MSB bit of the K27 and K29 coefficients to 0. FPS1, 0 BK3 Z-1 BK1 Z-1 BK2 BK6 Z-1 BK4 FCS In Reg 2-1 K06 PWM Z-1 FCS SRCH BK5 CXD3027R TRK Servo Gain Normal fs = 88.2kHz To SLD Servo, TRK Hold M0B M0D M0E K22 K23 Z-1 K21 M0F Z-1 K1E 2-7 K1D K1F Note) Set the MSB bit of the K1D and K1F coefficients to 0. 2-7 K20 Z-1 K1A K1B K1C Z-1 M0C TRK AUTO Gain TRK Hold Reg DFCT TRK In Reg 2-1 K19 AGTON Sin ROM K19 TRK Servo Gain Up1 fs = 88.2kHz TRK AUTO Gain M0B M0E K3E M0F K23 Z-1 K3D Z-1 K1A K1B K3C Z-1 M0C 27 TRK Hold Reg DFCT TRK In Reg 2-1 K19 - 183 - M0B M0D Z-1 K3A 2-7 K39 2-7 K3B K3C Z-1 K36 K37 K38 Z-1 M0C M0E Z-1 K3D Note) Set the MSB bit of the K39 and K3B coefficients to 0. TPS1, 0 BK3 Z-1 BK1 Z-1 BK2 BK6 Z-1 BK4 Z-1 TRK JMP BK5 BK9 TRK Servo Gain Up2 fs = 88.2kHz TRK AUTO Gain K3E M0F K23 TRK Hold Reg DFCT TRK In Reg 2-1 K19 PWM Z-1 BK7 Z-1 BK8 CXD3027R FCS Servo Gain Normal; fs = 88.2kHz, during quasi double accuracy (Ex.: $3EAXX0) M1F K0F M03 M04 M05 K11 K13 Z-1 K0C 2-7 K09 K0B K0D K0E 27 2-7 2-7 80H K10 Z-1 Z-1 7FH K0A 2-7 K08 2-7 Z-1 81H M06 M07 To FCS Hold K0F To FCS Hold FCS AUTO Gain M1E FCS Hold Reg 2 DFCT FCS In Reg 2-1 K06 AGFON Sin ROM K06 Note) Set the MSB bit of the K0B and K0D coefficients during normal operation, and of the K08, K09 and K0E coefficients during quasi double accuracy to 0. FCS Servo Gain Normal; fs = 88.2kHz, during quasi double accuracy (Ex.: $3E5XX0) K2B M03 M06 Z-1 K2C 2-7 K29 K2A Z-1 81H K26 K28 2-7 K25 K27 2-7 2-7 K24 2-7 7FH 80H Z-1 Z-1 M04 M05 M1F To FCS Hold K2B K2D To FCS Hold M1E FCS AUTO Gain M07 K13 FCS Hold Reg 2 DFCT - 184 - FPS1, 0 BK3 Z-1 BK1 Z-1 BK2 BK6 Z-1 BK4 BK5 FCS In Reg 2-1 K06 Note) Set the MSB bit of the K27 and K29 coefficients during normal operation, and of the K24, K25 and K2A coefficients during quasi double accuracy to 0. 81h, 7Fh and 80h are each Hex display 8-bit fixed values when set to quasi double accuracy. Z-1 FCS SRCH PWM CXD3027R TRK Servo Gain Normal; fs = 88.2kHz, during quasi double accuracy (Ex.: $3EXAX0) TRK AUTO Gain M0C M0D M0E K22 K23 Z-1 80H K21 2-7 K1F K20 M0F Z-1 K1C K1E 2-7 K1B K1D 2-7 Z-1 7FH 2-7 2-7 TRK Hold Reg DFCT TRK In Reg 2-1 M0B K19 AGTON Z-1 Sin ROM K19 81H K1A Note) Set the MSB bit of the K1D and K1F coefficients during normal operation, and of the K1A, K1B and K20 coefficients during quasi double accuracy to 0. TRK Servo gain up1; fs = 88.2kHz, during quasi double accuracy (Ex.: $3EX5X0) TRK AUTO Gain M0C K3E Z-1 7FH K3D 2-7 K1B K3C 2-7 2-7 80H Z-1 M0F K23 M0E 27 TRK Hold Reg DFCT 2-1 M0B TRK In Reg K19 Z-1 81H K1A - 185 - M0C M0D Z-1 K38 K3A 2-7 K37 K39 K3B K3C 2-7 2-7 80H Z-1 Z-1 7FH 2-7 2-7 M0E K3E Z-1 K3D M0F TPS1, 0 BK3 Z-1 BK1 Z-1 BK2 BK6 Z-1 BK4 Note) Set the MSB bit of the K1A, K1B and K3C coefficients during quasi double accuracy to 0. TRK Servo gain up2; fs = 88.2kHz, during quasi double accuracy (Ex.: $3EX5X0) TRK AUTO Gain K23 TRK Hold Reg DFCT TRK In Reg 2-1 K19 M0B Z-1 81H K36 Note) Set the MSB bit of the K39 and K3B coefficients during normal operation, and of the K36, K37 and K3C coefficients during quasi double accuracy to 0. 81h, 7Fh and 80h are each Hex display 8-bit fixed values when set to quasi double accuracy. BK9 Z-1 TRK JMP BK5 Z-1 BK7 BK8 Z-1 PWM CXD3027R CXD3027R SLD Servo fs = 345Hz TRK SERVO FILTER Second-stage output K30 M0D 2-1 SFID K00 Z-1 K01 2-7 K02 2-7 K04 Z-1 SLD MOV K03 SFSK (only when TGup2 is used.) M00 SLD In Reg M01 K05 TRK AUTO Gain M02 27 K07 PWM Note) Set the MSB bit of the K02 and K04 coefficients to 0. HPTZC/Auto Gain fs = 88.2kHz FCS In Reg TRK In Reg Sin ROM 2-1 AGFON 2-1 AGTON AGFON M08 Z-1 K14 K15 M09 Z-1 Slice TZC Reg M0A Z-1 K17 AUTO Gain Reg Slice - 186 - CXD3027R Anti Shock fs = 88.2kHz 2-1 TRK In Reg K12 M08 Z-1 M09 Z-1 K31 K16 2-7 M0A Z-1 K33 K35 Comp Anti Shock Reg K34 Note) Set the MSB bit of the K34 coefficient to 0. The comparator level is 1/16 the maximum amplitude of the comparator input. AVRG fs = 88.2kHz 2-1 VC, TE, FE, RFDC 2-7 M08 Z-1 AVRG Reg TRK Hold fs = 345Hz TRK SERVO FILTER Second-stage output K46 M0D 2-1 THID K40 Z-1 K41 2-7 K42 2-7 K44 Z-1 K43 THSK (only when TGup2 is used) M18 SLD In Reg M19 K45 TRK Hold Reg Note) Set the MSB bit of the K42 and K44 coefficients to 0. FCS Hold fs = 345Hz FCS SERVO FILTER First-stage output M04 DFIS ($3E) K2B M1F K2B when using the FCS Gain Down filter M10 Z-1 K49 2-7 K4A 2-7 K4C M11 Z-1 K4B M12 FCS Hold Reg 2 M05 FCS SERVO FILTER Second-stage output K0F K48 M1E K4D Note) Set the MSB bit of the K4A and K4C coefficients to 0. - 187 - CXD3027R 5-21. TRACKING and FOCUS Frequency Response TRACKING frequency response 40 NORMAL GAIN UP 30 90 180 G - Gain [dB] 20 G 0 10 -90 0 -10 2.1 10 100 f - Frequency [Hz] 1k -180 20k When using the preset coefficients with the boost function off. FOCUS frequency response 40 NORMAL GAIN DOWN 90 20 180 30 G 0 10 -90 0 -10 2.1 10 100 f - Frequency [Hz] 1k -180 20k When using the preset coefficients with the boost function off. - 188 - - Phase [degree] G - Gain [dB] - Phase [degree] [6] Application Circuit BCK PCMD LRCK FG TD TG FD LDON VCC TE 60 CE 59 RFDC 58 AVSS0 57 IGEN 56 AVDD0 55 TES1 54 TEST 53 VSS1 52 FRDR 51 FFDR 50 TRDR 49 TFDR 48 SRDR 47 SFDR 46 CXD3027R SSTP 45 MDS 44 MDP 43 C176 42 VDD1 41 TEST3 40 TEST2 39 TEST1 38 LOCK 37 PWMI 36 FOK 35 DFCT 34 MIRR 33 COUT 32 VDD0 31 DFCT MIRR COUT TEST3 TEST2 TEST1 LOCK C176 MDS Driver setting +3.3V SSTP SLED SPDL GND GND RFO FZC FE TE CE VC C2PO DOUT XPCK 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 WFCK XUGF WDCK FE ATSK R4M R4M SE BCK GFS VSS2 PCO FILI VDD2 ASYI BIAS XTSL CLTV FILO LRCK C2PO XPCK XUGF ASYO RFAC VCTL SENS SCLK XSOE DOUT PCMD LRCKI WFCK 91 BCKI 92 XVDD 93 XTAI 94 XTAO 95 XVSS 96 AVDD1 97 LOUT1 98 AIN1 99 AOUT1 100 AVSS1 101 AVSS2 102 AOUT2 103 AIN2 104 LOUT2 SCOR A7 A9 A6 A4 XRDE XWIH LRMU SQCK SBSO XRST DATA VSS0 A8 A0 1 2 3 7 4 8 5 6 DVSS A5 XWRE 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 D3 D2 D0 4M DRAM or 16M DRAM LRMU SBSO D1 XEMP XQOK SQSO SCSY EXCK SYSM XLAT CLOK GFS FOK VDD XWIH XLAT SENS SCLK XSOE SQCK SCSY XRST DATA XRDE SCOR MUTE CLOK PWMI XEMP XWRE XQOK SQSO LDON GND - 189 - 105 AVDD2 106 A3 VDD 107 A2 VSS 108 A1 XRAS 109 A0 XCAS 110 DVDD XWE 111 A10 XOE 112 A11 A9 113 XRAS A8 114 XWE A7 115 D1 A6 116 D0 A5 117 D3 A4 118 D2 A3 119 XCAS A2 120 XOE A1 PCMDI WDCK AVDD3 AVSS3 VPCO VC CXD3027R Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same. CXD3027R Package Outline Unit: mm 120PIN LQFP (PLASTIC) 18.0 0.2 16.0 0.1 90 61 1.7 MAX 1.4 0.1 S 0.1 S 91 60 B A 120 31 1 30 0.5 0.1 0.05 0.22 0.05 0.1 M S 0.6 0.15 0.25 (17.0) 0.22 0.05 (0.2) 0 to 10 DETAIL A DETAIL B 0.145 0.03 (0.125) (0.5) PACKAGE STRUCTURE PACKAGE MATERIAL EPOXY RESIN SOLDER PLATING COPPER ALLOY 0.8g SONY CODE EIAJ CODE JEDEC CODE LQFP-120P-L01 LQFP120-P-1616 LEAD TREATMENT LEAD MATERIAL PACKAGE MASS 120PIN LQFP(PLASTIC) 18.0 0.2 16.0 0.1 90 61 60 + 0.2 1.7 - 0.1 91 B A 120 1 30 b 0.1 0.05 S 0.25 b=0.22 0.05 0.08 M S 0.08 S 31 0.5 0 to 8 DETAIL A 0.6 0.15 DETAIL B + 0.05 0.145 - 0.03 PACKAGE STRUCTURE PACKAGE MATERIAL EPOXY RESIN SOLDER COPPER ALLOY 0.8g SONY CODE EIAJ CODE JEDEC CODE LQFP-120P-L021 P-LQFP120-16x16-0.5 LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT - 190 - CXD3027R Package Outline Unit: mm 120PIN LQFP(PLASTIC) 18.0 0.2 16.0 0.1 90 91 61 60 1.7MAX 1.4 0.1 B A 120 31 1 0.5 b 0.25 0.1 0.05 0.10 M 30 S S b=0.22 0.05 0.10 S (17.0) 0.6 0.15 (0.5) 0 to 10 1.0 0.2 DETAIL B DETAIL A SONY CODE EIAJ CODE JEDEC CODE LQFP-120P-L051 P-LQFP120-16x16-0.5 PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE WEIGHT EPOXY RESIN SOLDER COPPER ALLOY 0.8g - 191 - (0.15) + 0.08 0.17 - 0.05 (0.2) Sony Corporation |
Price & Availability of CXD3027R
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |